{"id":20215,"date":"2018-11-26T23:48:51","date_gmt":"2018-11-26T23:48:51","guid":{"rendered":"https:\/\/\/white_papers\/les-processeurs-embarquant-des-blocs-de-propriete-intellectuelle-pour-fpga-permettent-loptimisation-du-code-hdl\/"},"modified":"2022-01-26T15:08:59","modified_gmt":"2022-01-26T15:08:59","slug":"les-processeurs-embarquant-des-blocs-de-propriete-intellectuelle-pour-fpga-permettent-loptimisation-du-code-hdl","status":"publish","type":"white_papers","link":"https:\/\/www.ecinews.fr\/fr\/white_papers\/les-processeurs-embarquant-des-blocs-de-propriete-intellectuelle-pour-fpga-permettent-loptimisation-du-code-hdl\/","title":{"rendered":"Les processeurs embarquant des blocs de propri\u00e9t\u00e9 intellectuelle pour FPGA permettent l\u2019optimisation du code HDL"},"content":{"rendered":"","protected":false},"excerpt":{"rendered":"

L\u2019architecture de jeu d\u2019instructions ouverte RISC-V peut aider les d\u00e9veloppeurs des secteurs de l’a\u00e9rospatiale et de la d\u00e9fense \u00e0 r\u00e9soudre les d\u00e9fis pos\u00e9s en mati\u00e8re de consommation \u00e9nerg\u00e9tique, de co\u00fbts mat\u00e9riels et d\u2019empreinte sur la carte en permettant l\u2019optimisation du jeu d\u2019instructions, offrant la mise en \u0153uvre la plus efficace pour chaque application sp\u00e9cifique.<\/p>\n","protected":false},"featured_media":20217,"template":"","tags":[],"company":[856],"wp_category":[],"ppma_author":[],"class_list":["post-20215","white_papers","type-white_papers","status-publish","has-post-thumbnail","hentry","company-microchip-technology"],"acf":[],"yoast_head":"Les processeurs embarquant des blocs de propri\u00e9t\u00e9 intellectue...<\/title>\n<meta name=\"description\" content=\"L\u2019architecture de jeu d\u2019instructions ouverte RISC-V peut aider les d\u00e9veloppeurs des secteurs de l'a\u00e9rospatiale et de la d\u00e9fense \u00e0 r\u00e9soudre les...\" \/>\n<meta name=\"robots\" content=\"index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1\" \/>\n<link rel=\"canonical\" href=\"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/white_papers\/20215\/\" \/>\n<meta property=\"og:locale\" content=\"fr_FR\" \/>\n<meta property=\"og:type\" content=\"article\" \/>\n<meta property=\"og:title\" content=\"Les processeurs embarquant des blocs de propri\u00e9t\u00e9 intellectuelle pour FPGA permettent l\u2019optimisation du code HDL\" \/>\n<meta property=\"og:description\" content=\"L\u2019architecture de jeu d\u2019instructions ouverte RISC-V peut aider les d\u00e9veloppeurs des secteurs de l'a\u00e9rospatiale et de la d\u00e9fense \u00e0 r\u00e9soudre les d\u00e9fis pos\u00e9s en mati\u00e8re de consommation \u00e9nerg\u00e9tique, de co\u00fbts mat\u00e9riels et d\u2019empreinte sur la carte en permettant l\u2019optimisation du jeu d\u2019instructions, offrant la mise en \u0153uvre la plus efficace pour chaque application sp\u00e9cifique.\" \/>\n<meta property=\"og:url\" content=\"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/white_papers\/20215\/\" \/>\n<meta property=\"og:site_name\" content=\"EENewsEurope\" \/>\n<meta property=\"article:modified_time\" content=\"2022-01-26T15:08:59+00:00\" \/>\n<meta property=\"og:image\" content=\"https:\/\/cdn.eenewseurope.com\/wp-content\/uploads\/import\/default\/files\/eci6748_microchip-scaled.jpg\" \/>\n\t<meta property=\"og:image:width\" content=\"2560\" \/>\n\t<meta property=\"og:image:height\" content=\"2488\" \/>\n\t<meta property=\"og:image:type\" content=\"image\/jpeg\" \/>\n<meta name=\"twitter:card\" content=\"summary_large_image\" \/>\n<script type=\"application\/ld+json\" class=\"yoast-schema-graph\">{\"@context\":\"https:\/\/schema.org\",\"@graph\":[{\"@type\":\"WebPage\",\"@id\":\"https:\/\/cdn.eenewseurope.com\/fr\/white_papers\/les-processeurs-embarquant-des-blocs-de-propriete-intellectuelle-pour-fpga-permettent-loptimisation-du-code-hdl\/\",\"url\":\"https:\/\/cdn.eenewseurope.com\/fr\/white_papers\/les-processeurs-embarquant-des-blocs-de-propriete-intellectuelle-pour-fpga-permettent-loptimisation-du-code-hdl\/\",\"name\":\"Les processeurs embarquant des blocs de propri\u00e9t\u00e9 intellectuelle pour FPGA permettent l\u2019optimisation du code HDL -\",\"isPartOf\":{\"@id\":\"https:\/\/www.eenewseurope.com\/en\/#website\"},\"datePublished\":\"2018-11-26T23:48:51+00:00\",\"dateModified\":\"2022-01-26T15:08:59+00:00\",\"breadcrumb\":{\"@id\":\"https:\/\/cdn.eenewseurope.com\/fr\/white_papers\/les-processeurs-embarquant-des-blocs-de-propriete-intellectuelle-pour-fpga-permettent-loptimisation-du-code-hdl\/#breadcrumb\"},\"inLanguage\":\"fr-FR\",\"potentialAction\":[{\"@type\":\"ReadAction\",\"target\":[\"https:\/\/cdn.eenewseurope.com\/fr\/white_papers\/les-processeurs-embarquant-des-blocs-de-propriete-intellectuelle-pour-fpga-permettent-loptimisation-du-code-hdl\/\"]}]},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\/\/cdn.eenewseurope.com\/fr\/white_papers\/les-processeurs-embarquant-des-blocs-de-propriete-intellectuelle-pour-fpga-permettent-loptimisation-du-code-hdl\/#breadcrumb\",\"itemListElement\":[{\"@type\":\"ListItem\",\"position\":1,\"name\":\"Home\",\"item\":\"https:\/\/www.ecinews.fr\/fr\/\"},{\"@type\":\"ListItem\",\"position\":2,\"name\":\"Les processeurs embarquant des blocs de propri\u00e9t\u00e9 intellectuelle pour FPGA permettent l\u2019optimisation du code HDL\"}]},{\"@type\":\"WebSite\",\"@id\":\"https:\/\/www.eenewseurope.com\/en\/#website\",\"url\":\"https:\/\/www.eenewseurope.com\/en\/\",\"name\":\"EENewsEurope\",\"description\":\"Just another WordPress site\",\"publisher\":{\"@id\":\"https:\/\/www.eenewseurope.com\/en\/#organization\"},\"potentialAction\":[{\"@type\":\"SearchAction\",\"target\":{\"@type\":\"EntryPoint\",\"urlTemplate\":\"https:\/\/www.eenewseurope.com\/en\/?s={search_term_string}\"},\"query-input\":\"required name=search_term_string\"}],\"inLanguage\":\"fr-FR\"},{\"@type\":\"Organization\",\"@id\":\"https:\/\/www.eenewseurope.com\/en\/#organization\",\"name\":\"EENewsEurope\",\"url\":\"https:\/\/www.eenewseurope.com\/en\/\",\"logo\":{\"@type\":\"ImageObject\",\"inLanguage\":\"fr-FR\",\"@id\":\"https:\/\/www.eenewseurope.com\/en\/#\/schema\/logo\/image\/\",\"url\":\"https:\/\/www.ecinews.fr\/wp-content\/uploads\/2022\/02\/logo-1.jpg\",\"contentUrl\":\"https:\/\/www.ecinews.fr\/wp-content\/uploads\/2022\/02\/logo-1.jpg\",\"width\":283,\"height\":113,\"caption\":\"EENewsEurope\"},\"image\":{\"@id\":\"https:\/\/www.eenewseurope.com\/en\/#\/schema\/logo\/image\/\"}}]}<\/script>","yoast_head_json":{"title":"Les processeurs embarquant des blocs de propri\u00e9t\u00e9 intellectue...","description":"L\u2019architecture de jeu d\u2019instructions ouverte RISC-V peut aider les d\u00e9veloppeurs des secteurs de l'a\u00e9rospatiale et de la d\u00e9fense \u00e0 r\u00e9soudre les...","robots":{"index":"index","follow":"follow","max-snippet":"max-snippet:-1","max-image-preview":"max-image-preview:large","max-video-preview":"max-video-preview:-1"},"canonical":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/white_papers\/20215\/","og_locale":"fr_FR","og_type":"article","og_title":"Les processeurs embarquant des blocs de propri\u00e9t\u00e9 intellectuelle pour FPGA permettent l\u2019optimisation du code HDL","og_description":"L\u2019architecture de jeu d\u2019instructions ouverte RISC-V peut aider les d\u00e9veloppeurs des secteurs de l'a\u00e9rospatiale et de la d\u00e9fense \u00e0 r\u00e9soudre les d\u00e9fis pos\u00e9s en mati\u00e8re de consommation \u00e9nerg\u00e9tique, de co\u00fbts mat\u00e9riels et d\u2019empreinte sur la carte en permettant l\u2019optimisation du jeu d\u2019instructions, offrant la mise en \u0153uvre la plus efficace pour chaque application sp\u00e9cifique.","og_url":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/white_papers\/20215\/","og_site_name":"EENewsEurope","article_modified_time":"2022-01-26T15:08:59+00:00","og_image":[{"width":2560,"height":2488,"url":"https:\/\/cdn.eenewseurope.com\/wp-content\/uploads\/import\/default\/files\/eci6748_microchip-scaled.jpg","type":"image\/jpeg"}],"twitter_card":"summary_large_image","schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":"WebPage","@id":"https:\/\/cdn.eenewseurope.com\/fr\/white_papers\/les-processeurs-embarquant-des-blocs-de-propriete-intellectuelle-pour-fpga-permettent-loptimisation-du-code-hdl\/","url":"https:\/\/cdn.eenewseurope.com\/fr\/white_papers\/les-processeurs-embarquant-des-blocs-de-propriete-intellectuelle-pour-fpga-permettent-loptimisation-du-code-hdl\/","name":"Les processeurs embarquant des blocs de propri\u00e9t\u00e9 intellectuelle pour FPGA permettent l\u2019optimisation du code HDL -","isPartOf":{"@id":"https:\/\/www.eenewseurope.com\/en\/#website"},"datePublished":"2018-11-26T23:48:51+00:00","dateModified":"2022-01-26T15:08:59+00:00","breadcrumb":{"@id":"https:\/\/cdn.eenewseurope.com\/fr\/white_papers\/les-processeurs-embarquant-des-blocs-de-propriete-intellectuelle-pour-fpga-permettent-loptimisation-du-code-hdl\/#breadcrumb"},"inLanguage":"fr-FR","potentialAction":[{"@type":"ReadAction","target":["https:\/\/cdn.eenewseurope.com\/fr\/white_papers\/les-processeurs-embarquant-des-blocs-de-propriete-intellectuelle-pour-fpga-permettent-loptimisation-du-code-hdl\/"]}]},{"@type":"BreadcrumbList","@id":"https:\/\/cdn.eenewseurope.com\/fr\/white_papers\/les-processeurs-embarquant-des-blocs-de-propriete-intellectuelle-pour-fpga-permettent-loptimisation-du-code-hdl\/#breadcrumb","itemListElement":[{"@type":"ListItem","position":1,"name":"Home","item":"https:\/\/www.ecinews.fr\/fr\/"},{"@type":"ListItem","position":2,"name":"Les processeurs embarquant des blocs de propri\u00e9t\u00e9 intellectuelle pour FPGA permettent l\u2019optimisation du code HDL"}]},{"@type":"WebSite","@id":"https:\/\/www.eenewseurope.com\/en\/#website","url":"https:\/\/www.eenewseurope.com\/en\/","name":"EENewsEurope","description":"Just another WordPress site","publisher":{"@id":"https:\/\/www.eenewseurope.com\/en\/#organization"},"potentialAction":[{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"https:\/\/www.eenewseurope.com\/en\/?s={search_term_string}"},"query-input":"required name=search_term_string"}],"inLanguage":"fr-FR"},{"@type":"Organization","@id":"https:\/\/www.eenewseurope.com\/en\/#organization","name":"EENewsEurope","url":"https:\/\/www.eenewseurope.com\/en\/","logo":{"@type":"ImageObject","inLanguage":"fr-FR","@id":"https:\/\/www.eenewseurope.com\/en\/#\/schema\/logo\/image\/","url":"https:\/\/www.ecinews.fr\/wp-content\/uploads\/2022\/02\/logo-1.jpg","contentUrl":"https:\/\/www.ecinews.fr\/wp-content\/uploads\/2022\/02\/logo-1.jpg","width":283,"height":113,"caption":"EENewsEurope"},"image":{"@id":"https:\/\/www.eenewseurope.com\/en\/#\/schema\/logo\/image\/"}}]}},"_links":{"self":[{"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/white_papers\/20215"}],"collection":[{"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/white_papers"}],"about":[{"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/types\/white_papers"}],"wp:featuredmedia":[{"embeddable":true,"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/media\/20217"}],"wp:attachment":[{"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/media?parent=20215"}],"wp:term":[{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/tags?post=20215"},{"taxonomy":"company","embeddable":true,"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/company?post=20215"},{"taxonomy":"wp_category","embeddable":true,"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/wp_category?post=20215"},{"taxonomy":"author","embeddable":true,"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/ppma_author?post=20215"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}