{"id":463944,"date":"2024-10-28T15:54:35","date_gmt":"2024-10-28T14:54:35","guid":{"rendered":"https:\/\/www.ecinews.fr\/?p=463944"},"modified":"2024-10-28T15:55:18","modified_gmt":"2024-10-28T14:55:18","slug":"mpu-risc-v-64-bits-a-securite-post-quantique","status":"publish","type":"post","link":"https:\/\/www.ecinews.fr\/fr\/mpu-risc-v-64-bits-a-securite-post-quantique\/","title":{"rendered":"MPU RISC-V 64 bits \u00e0 s\u00e9curit\u00e9 post-quantique"},"content":{"rendered":"

Pour r\u00e9pondre \u00e0 la demande de produits embarqu\u00e9s fiables pour les syst\u00e8mes critiques mixtes, Microchip Technology a annonc\u00e9 la famille de microprocesseurs (MPU) PIC64HX.<\/span><\/h3>\n

Contrairement aux MPU traditionnels, le PIC64HX est sp\u00e9cialement con\u00e7u pour r\u00e9pondre aux exigences uniques des conceptions de p\u00e9riph\u00e9rie intelligente. Le march\u00e9 mondial de l’informatique de pointe devrait cro\u00eetre de plus de 30 % au cours des cinq prochaines ann\u00e9es et servir des applications critiques dans les secteurs de l’a\u00e9rospatiale, de la d\u00e9fense, de l’arm\u00e9e, de l’industrie et de la m\u00e9decine.<\/p>\n

MPU multicoeur haute performances<\/strong><\/p>\n

Dernier n\u00e9 du portefeuille 64 bits de Microchip, le PIC64HX est un MPU RISC-V\u00ae 64 bits multic\u0153ur haute performance capable de traitements avanc\u00e9s d’intelligence artificielle et d’apprentissage automatique (AI\/ML). Con\u00e7u avec une connectivit\u00e9 Ethernet TSN (Time-Sensitive Networking) int\u00e9gr\u00e9e et une s\u00e9curit\u00e9 de niveau d\u00e9fense bas\u00e9e sur le post-quantique, les MPU PIC64HX offrent une tol\u00e9rance aux pannes, une r\u00e9silience, une \u00e9volutivit\u00e9 et une efficacit\u00e9 \u00e9nerg\u00e9tique compl\u00e8tes.<\/p>\n

Prise en charge des normes \u00e9mergentes<\/strong><\/p>\n

Le commutateur Ethernet int\u00e9gr\u00e9 comprend un ensemble de fonctions TSN prenant en charge d’importantes normes \u00e9mergentes : IEEE P802.1DP TSN pour les communications Ethernet embarqu\u00e9es dans l’a\u00e9rospatiale, IEEE P802.1DG TSN Profile pour les communications Ethernet embarqu\u00e9es dans l’automobile et IEEE\/IEC 60802 TSN Profile pour l’automatisation industrielle.<\/p>\n

Huit c\u0153urs de CPU RISC-V 64 bits – SiFive Intelligence\u2122 X280 – avec des extensions vectorielles contribuent \u00e0 permettre un calcul haute performance pour les syst\u00e8mes \u00e0 criticit\u00e9 mixte, la virtualisation et le traitement vectoriel pour acc\u00e9l\u00e9rer les charges de travail d’IA. Le MPU PIC64HX permet aux d\u00e9veloppeurs de syst\u00e8mes de d\u00e9ployer les c\u0153urs de multiples fa\u00e7ons pour permettre des op\u00e9rations SMP, AMP ou dual-core lockstep. La prise en charge de l’architecture mat\u00e9rielle WorldGuard est fournie pour permettre l’isolation et le partitionnement bas\u00e9s sur le mat\u00e9riel.<\/p>\n

\u00ab\u00a0Les avions de la prochaine g\u00e9n\u00e9ration n\u00e9cessitent une nouvelle g\u00e9n\u00e9ration de processeurs pour les applications critiques telles que les commandes de vol, l’affichage dans le cockpit, la mise en r\u00e9seau de la cabine et le contr\u00f4le des moteurs. Le consortium OHPERA consid\u00e8re la technologie RISC-V comme un \u00e9l\u00e9ment essentiel de l’avenir des avions s\u00fbrs et durables\u00a0\u00bb, a d\u00e9clar\u00e9 Christophe Vlacich, responsable technique d’OHPERA.\u00a0<\/p>\n

L’arriv\u00e9e attendue des ordinateurs quantiques constitue une menace existentielle car elle rendra les mesures de s\u00e9curit\u00e9 actuelles inefficaces. En cons\u00e9quence, les agences gouvernementales et les entreprises du monde entier commencent \u00e0 demander l’inclusion de la cryptographie post-quantique dans toute infrastructure critique. R\u00e9pondant aux besoins de s\u00e9curit\u00e9 actuels et futurs, le PIC64HX est l’un des premiers MPU du march\u00e9 \u00e0 prendre en charge une s\u00e9curit\u00e9 compl\u00e8te de niveau d\u00e9fense, y compris les algorithmes cryptographiques post-quantiques FIPS 203 (ML-KEM) et FIPS 204 (ML-DSA) r\u00e9cemment normalis\u00e9s par le NIST. Ces MPU sont des dispositifs puissants et polyvalents pour les applications de p\u00e9riph\u00e9rie intelligente, r\u00e9pondant aux exigences cl\u00e9s de faible latence, de s\u00e9curit\u00e9, de fiabilit\u00e9 et de conformit\u00e9 aux normes de l’industrie.<\/p>\n

Un ensemble complet d’outils de d\u00e9veloppements<\/strong><\/p>\n

Le MPU PIC64HX est pris en charge par un ensemble complet d’outils, de biblioth\u00e8ques, de pilotes et de microprogrammes de d\u00e9marrage. De nombreux syst\u00e8mes d’exploitation libres, commerciaux et en temps r\u00e9el sont pris en charge, notamment Linux\u00ae et RTEMS, ainsi que des hyperviseurs tels que Xen. Les MPU PIC64HX s’appuient sur le vaste \u00e9cosyst\u00e8me Mi-V de Microchip, compos\u00e9 d’outils et de ressources de conception, pour soutenir ses initiatives RISC-V. Afin de r\u00e9duire les cycles de d\u00e9veloppement et d’acc\u00e9l\u00e9rer la mise sur le march\u00e9, Microchip propose le kit d’\u00e9valuation Curiosity Ultra+ PIC64HX et s’associe \u00e0 des partenaires sp\u00e9cialis\u00e9s dans les ordinateurs monocartes.<\/p>\n

www.microchip.com<\/a><\/p>\n","protected":false},"excerpt":{"rendered":"

Les MPU \u00e0 base de RISC-V prennent en charge les applications critiques de p\u00e9riph\u00e9rie intelligente gr\u00e2ce \u00e0 la commutation Ethernet TSN et aux capacit\u00e9s d’intelligence artificielle.<\/p>\n","protected":false},"author":11,"featured_media":463522,"comment_status":"closed","ping_status":"closed","sticky":false,"template":"","format":"standard","meta":{"_acf_changed":false,"footnotes":""},"categories":[881],"tags":[1666,4024,3641,1674],"domains":[47],"ppma_author":[3682,1143],"class_list":["post-463944","post","type-post","status-publish","format-standard","has-post-thumbnail","hentry","category-nouveaux-produits","tag-electronique-embarquee","tag-mpu-fr","tag-risc-v-fr","tag-risc-v-2","domains-electronique-eci"],"acf":[],"yoast_head":"MPU RISC-V 64 bits \u00e0 s\u00e9curit\u00e9 post-quantique ...<\/title>\n<meta name=\"description\" content=\"Les MPU \u00e0 RISC-V prennent en charge les applications de p\u00e9riph\u00e9rie intelligente gr\u00e2ce \u00e0 la commutation Ethernet TSN et aux capacit\u00e9s d'IA.\" \/>\n<meta name=\"robots\" content=\"index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1\" \/>\n<link rel=\"canonical\" href=\"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/posts\/463944\/\" \/>\n<meta property=\"og:locale\" content=\"fr_FR\" \/>\n<meta property=\"og:type\" content=\"article\" \/>\n<meta property=\"og:title\" content=\"MPU RISC-V 64 bits \u00e0 s\u00e9curit\u00e9 post-quantique\" \/>\n<meta property=\"og:description\" content=\"Les MPU \u00e0 RISC-V prennent en charge les applications de p\u00e9riph\u00e9rie intelligente gr\u00e2ce \u00e0 la commutation Ethernet TSN et aux capacit\u00e9s d'IA.\" \/>\n<meta property=\"og:url\" content=\"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/posts\/463944\/\" \/>\n<meta property=\"og:site_name\" content=\"EENewsEurope\" \/>\n<meta property=\"article:published_time\" content=\"2024-10-28T14:54:35+00:00\" \/>\n<meta property=\"article:modified_time\" content=\"2024-10-28T14:55:18+00:00\" \/>\n<meta property=\"og:image\" content=\"https:\/\/www.ecinews.fr\/wp-content\/uploads\/2024\/10\/2024-10-22-Microchip-PIC64HX-MPUs-scaled.jpg\" \/>\n\t<meta property=\"og:image:width\" content=\"1080\" \/>\n\t<meta property=\"og:image:height\" content=\"720\" \/>\n\t<meta property=\"og:image:type\" content=\"image\/jpeg\" \/>\n<meta name=\"author\" content=\"Jean-Pierre Joosting, Daniel Cardon\" \/>\n<meta name=\"twitter:card\" content=\"summary_large_image\" \/>\n<meta name=\"twitter:label1\" content=\"Written by\" \/>\n\t<meta name=\"twitter:data1\" content=\"Daniel Cardon\" \/>\n\t<meta name=\"twitter:label2\" content=\"Est. reading time\" \/>\n\t<meta name=\"twitter:data2\" content=\"3 minutes\" \/>\n<script type=\"application\/ld+json\" class=\"yoast-schema-graph\">{\"@context\":\"https:\/\/schema.org\",\"@graph\":[{\"@type\":\"Article\",\"@id\":\"https:\/\/www.ecinews.fr\/fr\/mpu-risc-v-64-bits-a-securite-post-quantique\/#article\",\"isPartOf\":{\"@id\":\"https:\/\/www.ecinews.fr\/fr\/mpu-risc-v-64-bits-a-securite-post-quantique\/\"},\"author\":{\"name\":\"Daniel Cardon\",\"@id\":\"https:\/\/www.ecinews.fr\/fr\/#\/schema\/person\/93c44cde463762f40a8236eaa44c1c17\"},\"headline\":\"MPU RISC-V 64 bits \u00e0 s\u00e9curit\u00e9 post-quantique\",\"datePublished\":\"2024-10-28T14:54:35+00:00\",\"dateModified\":\"2024-10-28T14:55:18+00:00\",\"mainEntityOfPage\":{\"@id\":\"https:\/\/www.ecinews.fr\/fr\/mpu-risc-v-64-bits-a-securite-post-quantique\/\"},\"wordCount\":695,\"publisher\":{\"@id\":\"https:\/\/www.ecinews.fr\/fr\/#organization\"},\"keywords\":[\"Electronique embarqu\u00e9e\",\"MPU\",\"RISC-V\",\"RISC-V\"],\"articleSection\":[\"Nouveaux produits\"],\"inLanguage\":\"fr-FR\"},{\"@type\":\"WebPage\",\"@id\":\"https:\/\/www.ecinews.fr\/fr\/mpu-risc-v-64-bits-a-securite-post-quantique\/\",\"url\":\"https:\/\/www.ecinews.fr\/fr\/mpu-risc-v-64-bits-a-securite-post-quantique\/\",\"name\":\"MPU RISC-V 64 bits \u00e0 s\u00e9curit\u00e9 post-quantique -\",\"isPartOf\":{\"@id\":\"https:\/\/www.ecinews.fr\/fr\/#website\"},\"datePublished\":\"2024-10-28T14:54:35+00:00\",\"dateModified\":\"2024-10-28T14:55:18+00:00\",\"description\":\"Les MPU \u00e0 RISC-V prennent en charge les applications de p\u00e9riph\u00e9rie intelligente gr\u00e2ce \u00e0 la commutation Ethernet TSN et aux capacit\u00e9s d'IA.\",\"breadcrumb\":{\"@id\":\"https:\/\/www.ecinews.fr\/fr\/mpu-risc-v-64-bits-a-securite-post-quantique\/#breadcrumb\"},\"inLanguage\":\"fr-FR\",\"potentialAction\":[{\"@type\":\"ReadAction\",\"target\":[\"https:\/\/www.ecinews.fr\/fr\/mpu-risc-v-64-bits-a-securite-post-quantique\/\"]}]},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\/\/www.ecinews.fr\/fr\/mpu-risc-v-64-bits-a-securite-post-quantique\/#breadcrumb\",\"itemListElement\":[{\"@type\":\"ListItem\",\"position\":1,\"name\":\"Home\",\"item\":\"https:\/\/www.ecinews.fr\/fr\/\"},{\"@type\":\"ListItem\",\"position\":2,\"name\":\"MPU RISC-V 64 bits \u00e0 s\u00e9curit\u00e9 post-quantique\"}]},{\"@type\":\"WebSite\",\"@id\":\"https:\/\/www.ecinews.fr\/fr\/#website\",\"url\":\"https:\/\/www.ecinews.fr\/fr\/\",\"name\":\"EENewsEurope\",\"description\":\"Just another WordPress site\",\"publisher\":{\"@id\":\"https:\/\/www.ecinews.fr\/fr\/#organization\"},\"potentialAction\":[{\"@type\":\"SearchAction\",\"target\":{\"@type\":\"EntryPoint\",\"urlTemplate\":\"https:\/\/www.ecinews.fr\/fr\/?s={search_term_string}\"},\"query-input\":\"required name=search_term_string\"}],\"inLanguage\":\"fr-FR\"},{\"@type\":\"Organization\",\"@id\":\"https:\/\/www.ecinews.fr\/fr\/#organization\",\"name\":\"EENewsEurope\",\"url\":\"https:\/\/www.ecinews.fr\/fr\/\",\"logo\":{\"@type\":\"ImageObject\",\"inLanguage\":\"fr-FR\",\"@id\":\"https:\/\/www.ecinews.fr\/fr\/#\/schema\/logo\/image\/\",\"url\":\"https:\/\/www.ecinews.fr\/wp-content\/uploads\/2022\/02\/logo-1.jpg\",\"contentUrl\":\"https:\/\/www.ecinews.fr\/wp-content\/uploads\/2022\/02\/logo-1.jpg\",\"width\":283,\"height\":113,\"caption\":\"EENewsEurope\"},\"image\":{\"@id\":\"https:\/\/www.ecinews.fr\/fr\/#\/schema\/logo\/image\/\"}},{\"@type\":\"Person\",\"@id\":\"https:\/\/www.ecinews.fr\/fr\/#\/schema\/person\/93c44cde463762f40a8236eaa44c1c17\",\"name\":\"Daniel Cardon\",\"image\":{\"@type\":\"ImageObject\",\"inLanguage\":\"fr-FR\",\"@id\":\"https:\/\/www.ecinews.fr\/fr\/#\/schema\/person\/image\/2b243f6bcc1cff7d86aadfb2cd0bd870\",\"url\":\"https:\/\/secure.gravatar.com\/avatar\/de9edc136dfc061ad4778e04635baefa?s=96&d=mm&r=g\",\"contentUrl\":\"https:\/\/secure.gravatar.com\/avatar\/de9edc136dfc061ad4778e04635baefa?s=96&d=mm&r=g\",\"caption\":\"Daniel Cardon\"}}]}<\/script>","yoast_head_json":{"title":"MPU RISC-V 64 bits \u00e0 s\u00e9curit\u00e9 post-quantique ...","description":"Les MPU \u00e0 RISC-V prennent en charge les applications de p\u00e9riph\u00e9rie intelligente gr\u00e2ce \u00e0 la commutation Ethernet TSN et aux capacit\u00e9s d'IA.","robots":{"index":"index","follow":"follow","max-snippet":"max-snippet:-1","max-image-preview":"max-image-preview:large","max-video-preview":"max-video-preview:-1"},"canonical":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/posts\/463944\/","og_locale":"fr_FR","og_type":"article","og_title":"MPU RISC-V 64 bits \u00e0 s\u00e9curit\u00e9 post-quantique","og_description":"Les MPU \u00e0 RISC-V prennent en charge les applications de p\u00e9riph\u00e9rie intelligente gr\u00e2ce \u00e0 la commutation Ethernet TSN et aux capacit\u00e9s d'IA.","og_url":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/posts\/463944\/","og_site_name":"EENewsEurope","article_published_time":"2024-10-28T14:54:35+00:00","article_modified_time":"2024-10-28T14:55:18+00:00","og_image":[{"width":1080,"height":720,"url":"https:\/\/www.ecinews.fr\/wp-content\/uploads\/2024\/10\/2024-10-22-Microchip-PIC64HX-MPUs-scaled.jpg","type":"image\/jpeg"}],"author":"Jean-Pierre Joosting, Daniel Cardon","twitter_card":"summary_large_image","twitter_misc":{"Written by":"Daniel Cardon","Est. reading time":"3 minutes"},"schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":"Article","@id":"https:\/\/www.ecinews.fr\/fr\/mpu-risc-v-64-bits-a-securite-post-quantique\/#article","isPartOf":{"@id":"https:\/\/www.ecinews.fr\/fr\/mpu-risc-v-64-bits-a-securite-post-quantique\/"},"author":{"name":"Daniel Cardon","@id":"https:\/\/www.ecinews.fr\/fr\/#\/schema\/person\/93c44cde463762f40a8236eaa44c1c17"},"headline":"MPU RISC-V 64 bits \u00e0 s\u00e9curit\u00e9 post-quantique","datePublished":"2024-10-28T14:54:35+00:00","dateModified":"2024-10-28T14:55:18+00:00","mainEntityOfPage":{"@id":"https:\/\/www.ecinews.fr\/fr\/mpu-risc-v-64-bits-a-securite-post-quantique\/"},"wordCount":695,"publisher":{"@id":"https:\/\/www.ecinews.fr\/fr\/#organization"},"keywords":["Electronique embarqu\u00e9e","MPU","RISC-V","RISC-V"],"articleSection":["Nouveaux produits"],"inLanguage":"fr-FR"},{"@type":"WebPage","@id":"https:\/\/www.ecinews.fr\/fr\/mpu-risc-v-64-bits-a-securite-post-quantique\/","url":"https:\/\/www.ecinews.fr\/fr\/mpu-risc-v-64-bits-a-securite-post-quantique\/","name":"MPU RISC-V 64 bits \u00e0 s\u00e9curit\u00e9 post-quantique -","isPartOf":{"@id":"https:\/\/www.ecinews.fr\/fr\/#website"},"datePublished":"2024-10-28T14:54:35+00:00","dateModified":"2024-10-28T14:55:18+00:00","description":"Les MPU \u00e0 RISC-V prennent en charge les applications de p\u00e9riph\u00e9rie intelligente gr\u00e2ce \u00e0 la commutation Ethernet TSN et aux capacit\u00e9s d'IA.","breadcrumb":{"@id":"https:\/\/www.ecinews.fr\/fr\/mpu-risc-v-64-bits-a-securite-post-quantique\/#breadcrumb"},"inLanguage":"fr-FR","potentialAction":[{"@type":"ReadAction","target":["https:\/\/www.ecinews.fr\/fr\/mpu-risc-v-64-bits-a-securite-post-quantique\/"]}]},{"@type":"BreadcrumbList","@id":"https:\/\/www.ecinews.fr\/fr\/mpu-risc-v-64-bits-a-securite-post-quantique\/#breadcrumb","itemListElement":[{"@type":"ListItem","position":1,"name":"Home","item":"https:\/\/www.ecinews.fr\/fr\/"},{"@type":"ListItem","position":2,"name":"MPU RISC-V 64 bits \u00e0 s\u00e9curit\u00e9 post-quantique"}]},{"@type":"WebSite","@id":"https:\/\/www.ecinews.fr\/fr\/#website","url":"https:\/\/www.ecinews.fr\/fr\/","name":"EENewsEurope","description":"Just another WordPress site","publisher":{"@id":"https:\/\/www.ecinews.fr\/fr\/#organization"},"potentialAction":[{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"https:\/\/www.ecinews.fr\/fr\/?s={search_term_string}"},"query-input":"required name=search_term_string"}],"inLanguage":"fr-FR"},{"@type":"Organization","@id":"https:\/\/www.ecinews.fr\/fr\/#organization","name":"EENewsEurope","url":"https:\/\/www.ecinews.fr\/fr\/","logo":{"@type":"ImageObject","inLanguage":"fr-FR","@id":"https:\/\/www.ecinews.fr\/fr\/#\/schema\/logo\/image\/","url":"https:\/\/www.ecinews.fr\/wp-content\/uploads\/2022\/02\/logo-1.jpg","contentUrl":"https:\/\/www.ecinews.fr\/wp-content\/uploads\/2022\/02\/logo-1.jpg","width":283,"height":113,"caption":"EENewsEurope"},"image":{"@id":"https:\/\/www.ecinews.fr\/fr\/#\/schema\/logo\/image\/"}},{"@type":"Person","@id":"https:\/\/www.ecinews.fr\/fr\/#\/schema\/person\/93c44cde463762f40a8236eaa44c1c17","name":"Daniel Cardon","image":{"@type":"ImageObject","inLanguage":"fr-FR","@id":"https:\/\/www.ecinews.fr\/fr\/#\/schema\/person\/image\/2b243f6bcc1cff7d86aadfb2cd0bd870","url":"https:\/\/secure.gravatar.com\/avatar\/de9edc136dfc061ad4778e04635baefa?s=96&d=mm&r=g","contentUrl":"https:\/\/secure.gravatar.com\/avatar\/de9edc136dfc061ad4778e04635baefa?s=96&d=mm&r=g","caption":"Daniel Cardon"}}]}},"authors":[{"term_id":3682,"user_id":0,"is_guest":1,"slug":"jean-pierre-joosting","display_name":"Jean-Pierre Joosting","avatar_url":"https:\/\/secure.gravatar.com\/avatar\/?s=96&d=mm&r=g","0":null,"1":"","2":"","3":"","4":"","5":"","6":"","7":"","8":""},{"term_id":1143,"user_id":11,"is_guest":0,"slug":"danielcardon","display_name":"Daniel Cardon","avatar_url":"https:\/\/secure.gravatar.com\/avatar\/de9edc136dfc061ad4778e04635baefa?s=96&d=mm&r=g","0":null,"1":"","2":"","3":"","4":"","5":"","6":"","7":"","8":""}],"_links":{"self":[{"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/posts\/463944"}],"collection":[{"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/users\/11"}],"replies":[{"embeddable":true,"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/comments?post=463944"}],"version-history":[{"count":0,"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/posts\/463944\/revisions"}],"wp:featuredmedia":[{"embeddable":true,"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/media\/463522"}],"wp:attachment":[{"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/media?parent=463944"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/categories?post=463944"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/tags?post=463944"},{"taxonomy":"domains","embeddable":true,"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/domains?post=463944"},{"taxonomy":"author","embeddable":true,"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/ppma_author?post=463944"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}