{"id":434207,"date":"2023-10-10T18:52:42","date_gmt":"2023-10-10T16:52:42","guid":{"rendered":"https:\/\/www.eenewseurope.com\/?p=434207"},"modified":"2023-10-10T21:37:05","modified_gmt":"2023-10-10T19:37:05","slug":"siemens-lance-pour-le-test-loutil-tessent-rtl-pro-pour-la-conception-verilog-et-rtl","status":"publish","type":"post","link":"https:\/\/www.ecinews.fr\/fr\/siemens-lance-pour-le-test-loutil-tessent-rtl-pro-pour-la-conception-verilog-et-rtl\/","title":{"rendered":"Test : Siemens lance l&rsquo;outil Tessent RTL Pro pour la conception Verilog et RTL"},"content":{"rendered":"<h3><span style=\"font-size: 16px;\">Siemens Digital Industries Software a d\u00e9voil\u00e9 une solution logicielle d\u00e9velopp\u00e9e pour aider les \u00e9quipes de conception de circuits int\u00e9gr\u00e9s \u00e0 rationaliser et \u00e0 acc\u00e9l\u00e9rer les t\u00e2ches critiques de conception pour test (DFT) pour leurs conceptions de nouvelle g\u00e9n\u00e9ration.<\/span><\/h3>\n<p>Le logiciel Tessent RTL Pro permet d&rsquo;analyser et d&rsquo;ins\u00e9rer une grande partie de la logique DFT tr\u00e8s t\u00f4t dans le processus de conception, en effectuant une synth\u00e8se rapide, puis en ex\u00e9cutant un ATPG (g\u00e9n\u00e9ration automatique de mod\u00e8les de test) pour identifier et traiter les blocs aberrants et prendre les mesures qui s&rsquo;imposent.<\/p>\n<p>Cela automatise l&rsquo;analyse et l&rsquo;insertion des points de test, des cellules enveloppantes et de la logique de d\u00e9limitation plus t\u00f4t dans le flux de conception, ce qui peut aider les concepteurs \u00e0 raccourcir les cycles de conception et \u00e0 am\u00e9liorer la testabilit\u00e9 de leurs circuits. L&rsquo;une des principales capacit\u00e9s de l&rsquo;outil est de g\u00e9rer des constructions Verilog et SystemVerilog complexes tout en conservant l&rsquo;aspect et la convivialit\u00e9 de la conception RTL d&rsquo;origine.<\/p>\n<p>L&rsquo;outil RTL Pro fonctionne avec les outils DFT de Siemens Tessent pour l&rsquo;analyse de la complexit\u00e9 du RTL et de son adaptabilit\u00e9 \u00e0 l&rsquo;insertion de points de test, en \u00e9valuant si la structure RTL du client peut \u00eatre \u00e9dit\u00e9e efficacement, ce qui est un facteur critique lors de l&rsquo;ajout de points de test tout au long de la conception. Cette fonctionnalit\u00e9 innovante peut aider les clients \u00e0 r\u00e9duire leurs d\u00e9lais de conception et \u00e0 am\u00e9liorer les d\u00e9lais de mise sur le march\u00e9.<\/p>\n<p>Siemens soutient \u00e9galement la capacit\u00e9 des outils tiers \u00e0 optimiser la surface et le temps lors de l&rsquo;ajout de la logique DFT avant la synth\u00e8se, en ne laissant que l&rsquo;insertion de balayage pour le niveau de la porte. L&rsquo;insertion de la conception se fait au stade du d\u00e9veloppement RTL, avec une sortie RTL, ce qui permet une int\u00e9gration transparente avec des logiciels de synth\u00e8se et de v\u00e9rification tiers. En outre, RTL Pro g\u00e9n\u00e8re des fichiers de conception qui fonctionnent avec n&rsquo;importe quel flux de synth\u00e8se ou de v\u00e9rification en aval, sans n\u00e9cessiter un processus en flux ferm\u00e9.<\/p>\n<p>\u00ab\u00a0L&rsquo;adoption de Tessent RTL Pro pour notre conception de semi-conducteurs automobiles de nouvelle g\u00e9n\u00e9ration nous permet d&rsquo;\u00e9tendre notre strat\u00e9gie de d\u00e9calage \u00e0 gauche et de r\u00e9duire le nombre d&rsquo;it\u00e9rations du flux de conception conventionnel. Tout cela est possible en conservant une couverture et un nombre de motifs parmi les meilleurs de notre cat\u00e9gorie\u00a0\u00bb, a d\u00e9clar\u00e9 <strong>Tatsuya Saito<\/strong>, ing\u00e9nieur EDA principal senior, Digital Design Technology Department, Shared R&amp;D EDA Division chez Renesas Electronics, qui utilise l&rsquo;outil.<\/p>\n<p>\u00ab\u00a0La capacit\u00e9 de fournir \u00e0 nos \u00e9quipes d&rsquo;arri\u00e8re-plan et de v\u00e9rification la m\u00eame vue de conception compl\u00e8te contenant toute la propri\u00e9t\u00e9 intellectuelle de Tessent, y compris les points de test de VersaPoint en RTL, est primordiale pour notre comp\u00e9titivit\u00e9 \u00ab\u00a0, a-t-il d\u00e9clar\u00e9.<\/p>\n<p>\u00ab\u00a0Tessent RTL Pro s&rsquo;inscrit dans la volont\u00e9 de Siemens de fournir aux concepteurs de puces et aux ing\u00e9nieurs DFT les solutions les plus avanc\u00e9es de l&rsquo;industrie pour leurs flux de conception \u00ab\u00a0, a d\u00e9clar\u00e9 Ankur Gupta, vice-pr\u00e9sident et directeur g\u00e9n\u00e9ral de la division Tessent de Siemens Digital Industries Software.<\/p>\n<p>\u00ab\u00a0Gr\u00e2ce \u00e0 la possibilit\u00e9 d&rsquo;analyser et d&rsquo;ins\u00e9rer des cellules enveloppantes, des logiques x-bounding et des points de test VersaPoint \u00e0 l&rsquo;\u00e9tape RTL de la conception, les clients peuvent d\u00e9sormais \u00e9tendre leurs initiatives shift-left en am\u00e9liorant consid\u00e9rablement la testabilit\u00e9 de leurs conceptions.\u00a0\u00bb<\/p>\n<p><a href=\"http:\/\/www.siemens.com\/tessent\">www.siemens.com\/tessent<\/a><\/p>\n<p><u><a href=\"https:\/\/news.google.com\/publications\/CAAqBwgKMJbcwQswuPfYAw?hl=fr&amp;gl=BE&amp;ceid=BE:fr\" target=\"news.google.com\" rel=\"noopener\">Suivre ECInews sur Google news<\/a><\/u><\/p>\n<p>&nbsp;<\/p>\n<p>&nbsp;<\/p>\n","protected":false},"excerpt":{"rendered":"<p>Siemens Digital Industries Software a d\u00e9voil\u00e9 une solution logicielle d\u00e9velopp\u00e9e pour aider les \u00e9quipes de conception de circuits int\u00e9gr\u00e9s \u00e0 rationaliser et \u00e0 acc\u00e9l\u00e9rer les t\u00e2ches critiques de conception pour test (DFT) pour leurs conceptions de nouvelle g\u00e9n\u00e9ration. Le logiciel Tessent RTL Pro permet d&rsquo;analyser et d&rsquo;ins\u00e9rer une grande partie de la logique DFT tr\u00e8s [&hellip;]<\/p>\n","protected":false},"author":11,"featured_media":434165,"comment_status":"closed","ping_status":"closed","sticky":false,"template":"","format":"standard","meta":{"_acf_changed":false,"footnotes":""},"categories":[881],"tags":[4862,2199],"domains":[47],"ppma_author":[1143,3640],"class_list":["post-434207","post","type-post","status-publish","format-standard","has-post-thumbnail","hentry","category-nouveaux-produits","tag-solution-logicielle","tag-test-et-mesure","domains-electronique-eci"],"acf":[],"yoast_head":"<title>Test : Siemens lance l&#039;outil Tessent RTL Pro pour la conception...<\/title>\n<meta name=\"description\" content=\"Siemens Digital Industries Software a lanc\u00e9 un outil DFT pour le d\u00e9veloppement de puces complexes aux niveaux Verilog et RTL.\" \/>\n<meta name=\"robots\" content=\"index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1\" \/>\n<link rel=\"canonical\" href=\"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/posts\/434207\/\" \/>\n<meta property=\"og:locale\" content=\"fr_FR\" \/>\n<meta property=\"og:type\" content=\"article\" \/>\n<meta property=\"og:title\" content=\"Test : Siemens lance l&#039;outil Tessent RTL Pro pour la conception Verilog et RTL\" \/>\n<meta property=\"og:description\" content=\"Siemens Digital Industries Software a lanc\u00e9 un outil DFT pour le d\u00e9veloppement de puces complexes aux niveaux Verilog et RTL.\" \/>\n<meta property=\"og:url\" content=\"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/posts\/434207\/\" \/>\n<meta property=\"og:site_name\" content=\"EENewsEurope\" \/>\n<meta property=\"article:published_time\" content=\"2023-10-10T16:52:42+00:00\" \/>\n<meta property=\"article:modified_time\" content=\"2023-10-10T19:37:05+00:00\" \/>\n<meta property=\"og:image\" content=\"https:\/\/www.ecinews.fr\/wp-content\/uploads\/2023\/10\/siemens-tessent-rtl-pro-newsroom-1280x720-1-scaled.jpg\" \/>\n\t<meta property=\"og:image:width\" content=\"1080\" \/>\n\t<meta property=\"og:image:height\" content=\"608\" \/>\n\t<meta property=\"og:image:type\" content=\"image\/jpeg\" \/>\n<meta name=\"author\" content=\"Daniel Cardon, Nick Flaherty\" \/>\n<meta name=\"twitter:card\" content=\"summary_large_image\" \/>\n<meta name=\"twitter:label1\" content=\"Written by\" \/>\n\t<meta name=\"twitter:data1\" content=\"Daniel Cardon\" \/>\n\t<meta name=\"twitter:label2\" content=\"Est. reading time\" \/>\n\t<meta name=\"twitter:data2\" content=\"3 minutes\" \/>\n<script type=\"application\/ld+json\" class=\"yoast-schema-graph\">{\"@context\":\"https:\/\/schema.org\",\"@graph\":[{\"@type\":\"Article\",\"@id\":\"https:\/\/www.ecinews.fr\/fr\/siemens-lance-pour-le-test-loutil-tessent-rtl-pro-pour-la-conception-verilog-et-rtl\/#article\",\"isPartOf\":{\"@id\":\"https:\/\/www.ecinews.fr\/fr\/siemens-lance-pour-le-test-loutil-tessent-rtl-pro-pour-la-conception-verilog-et-rtl\/\"},\"author\":{\"name\":\"Daniel Cardon\",\"@id\":\"https:\/\/www.eenewseurope.com\/fr\/#\/schema\/person\/93c44cde463762f40a8236eaa44c1c17\"},\"headline\":\"Test : Siemens lance l&rsquo;outil Tessent RTL Pro pour la conception Verilog et RTL\",\"datePublished\":\"2023-10-10T16:52:42+00:00\",\"dateModified\":\"2023-10-10T19:37:05+00:00\",\"mainEntityOfPage\":{\"@id\":\"https:\/\/www.ecinews.fr\/fr\/siemens-lance-pour-le-test-loutil-tessent-rtl-pro-pour-la-conception-verilog-et-rtl\/\"},\"wordCount\":653,\"publisher\":{\"@id\":\"https:\/\/www.eenewseurope.com\/fr\/#organization\"},\"keywords\":[\"Solution logicielle\",\"Test et mesure\"],\"articleSection\":[\"Nouveaux produits\"],\"inLanguage\":\"fr-FR\"},{\"@type\":\"WebPage\",\"@id\":\"https:\/\/www.ecinews.fr\/fr\/siemens-lance-pour-le-test-loutil-tessent-rtl-pro-pour-la-conception-verilog-et-rtl\/\",\"url\":\"https:\/\/www.ecinews.fr\/fr\/siemens-lance-pour-le-test-loutil-tessent-rtl-pro-pour-la-conception-verilog-et-rtl\/\",\"name\":\"Test : Siemens lance l'outil Tessent RTL Pro pour la conception Verilog et RTL -\",\"isPartOf\":{\"@id\":\"https:\/\/www.eenewseurope.com\/fr\/#website\"},\"datePublished\":\"2023-10-10T16:52:42+00:00\",\"dateModified\":\"2023-10-10T19:37:05+00:00\",\"description\":\"Siemens Digital Industries Software a lanc\u00e9 un outil DFT pour le d\u00e9veloppement de puces complexes aux niveaux Verilog et RTL.\",\"breadcrumb\":{\"@id\":\"https:\/\/www.ecinews.fr\/fr\/siemens-lance-pour-le-test-loutil-tessent-rtl-pro-pour-la-conception-verilog-et-rtl\/#breadcrumb\"},\"inLanguage\":\"fr-FR\",\"potentialAction\":[{\"@type\":\"ReadAction\",\"target\":[\"https:\/\/www.ecinews.fr\/fr\/siemens-lance-pour-le-test-loutil-tessent-rtl-pro-pour-la-conception-verilog-et-rtl\/\"]}]},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\/\/www.ecinews.fr\/fr\/siemens-lance-pour-le-test-loutil-tessent-rtl-pro-pour-la-conception-verilog-et-rtl\/#breadcrumb\",\"itemListElement\":[{\"@type\":\"ListItem\",\"position\":1,\"name\":\"Home\",\"item\":\"https:\/\/test.eenewseurope.com\/fr\/\"},{\"@type\":\"ListItem\",\"position\":2,\"name\":\"Test : Siemens lance l&rsquo;outil Tessent RTL Pro pour la conception Verilog et RTL\"}]},{\"@type\":\"WebSite\",\"@id\":\"https:\/\/www.eenewseurope.com\/fr\/#website\",\"url\":\"https:\/\/www.eenewseurope.com\/fr\/\",\"name\":\"EENewsEurope\",\"description\":\"Just another WordPress site\",\"publisher\":{\"@id\":\"https:\/\/www.eenewseurope.com\/fr\/#organization\"},\"potentialAction\":[{\"@type\":\"SearchAction\",\"target\":{\"@type\":\"EntryPoint\",\"urlTemplate\":\"https:\/\/www.eenewseurope.com\/fr\/?s={search_term_string}\"},\"query-input\":\"required name=search_term_string\"}],\"inLanguage\":\"fr-FR\"},{\"@type\":\"Organization\",\"@id\":\"https:\/\/www.eenewseurope.com\/fr\/#organization\",\"name\":\"EENewsEurope\",\"url\":\"https:\/\/www.eenewseurope.com\/fr\/\",\"logo\":{\"@type\":\"ImageObject\",\"inLanguage\":\"fr-FR\",\"@id\":\"https:\/\/www.eenewseurope.com\/fr\/#\/schema\/logo\/image\/\",\"url\":\"https:\/\/www.ecinews.fr\/wp-content\/uploads\/2022\/02\/logo-1.jpg\",\"contentUrl\":\"https:\/\/www.ecinews.fr\/wp-content\/uploads\/2022\/02\/logo-1.jpg\",\"width\":283,\"height\":113,\"caption\":\"EENewsEurope\"},\"image\":{\"@id\":\"https:\/\/www.eenewseurope.com\/fr\/#\/schema\/logo\/image\/\"}},{\"@type\":\"Person\",\"@id\":\"https:\/\/www.eenewseurope.com\/fr\/#\/schema\/person\/93c44cde463762f40a8236eaa44c1c17\",\"name\":\"Daniel Cardon\",\"image\":{\"@type\":\"ImageObject\",\"inLanguage\":\"fr-FR\",\"@id\":\"https:\/\/www.eenewseurope.com\/fr\/#\/schema\/person\/image\/2b243f6bcc1cff7d86aadfb2cd0bd870\",\"url\":\"https:\/\/secure.gravatar.com\/avatar\/de9edc136dfc061ad4778e04635baefa?s=96&d=mm&r=g\",\"contentUrl\":\"https:\/\/secure.gravatar.com\/avatar\/de9edc136dfc061ad4778e04635baefa?s=96&d=mm&r=g\",\"caption\":\"Daniel Cardon\"}}]}<\/script>","yoast_head_json":{"title":"Test : Siemens lance l'outil Tessent RTL Pro pour la conception...","description":"Siemens Digital Industries Software a lanc\u00e9 un outil DFT pour le d\u00e9veloppement de puces complexes aux niveaux Verilog et RTL.","robots":{"index":"index","follow":"follow","max-snippet":"max-snippet:-1","max-image-preview":"max-image-preview:large","max-video-preview":"max-video-preview:-1"},"canonical":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/posts\/434207\/","og_locale":"fr_FR","og_type":"article","og_title":"Test : Siemens lance l'outil Tessent RTL Pro pour la conception Verilog et RTL","og_description":"Siemens Digital Industries Software a lanc\u00e9 un outil DFT pour le d\u00e9veloppement de puces complexes aux niveaux Verilog et RTL.","og_url":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/posts\/434207\/","og_site_name":"EENewsEurope","article_published_time":"2023-10-10T16:52:42+00:00","article_modified_time":"2023-10-10T19:37:05+00:00","og_image":[{"width":1080,"height":608,"url":"https:\/\/www.ecinews.fr\/wp-content\/uploads\/2023\/10\/siemens-tessent-rtl-pro-newsroom-1280x720-1-scaled.jpg","type":"image\/jpeg"}],"author":"Daniel Cardon, Nick Flaherty","twitter_card":"summary_large_image","twitter_misc":{"Written by":"Daniel Cardon","Est. reading time":"3 minutes"},"schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":"Article","@id":"https:\/\/www.ecinews.fr\/fr\/siemens-lance-pour-le-test-loutil-tessent-rtl-pro-pour-la-conception-verilog-et-rtl\/#article","isPartOf":{"@id":"https:\/\/www.ecinews.fr\/fr\/siemens-lance-pour-le-test-loutil-tessent-rtl-pro-pour-la-conception-verilog-et-rtl\/"},"author":{"name":"Daniel Cardon","@id":"https:\/\/www.eenewseurope.com\/fr\/#\/schema\/person\/93c44cde463762f40a8236eaa44c1c17"},"headline":"Test : Siemens lance l&rsquo;outil Tessent RTL Pro pour la conception Verilog et RTL","datePublished":"2023-10-10T16:52:42+00:00","dateModified":"2023-10-10T19:37:05+00:00","mainEntityOfPage":{"@id":"https:\/\/www.ecinews.fr\/fr\/siemens-lance-pour-le-test-loutil-tessent-rtl-pro-pour-la-conception-verilog-et-rtl\/"},"wordCount":653,"publisher":{"@id":"https:\/\/www.eenewseurope.com\/fr\/#organization"},"keywords":["Solution logicielle","Test et mesure"],"articleSection":["Nouveaux produits"],"inLanguage":"fr-FR"},{"@type":"WebPage","@id":"https:\/\/www.ecinews.fr\/fr\/siemens-lance-pour-le-test-loutil-tessent-rtl-pro-pour-la-conception-verilog-et-rtl\/","url":"https:\/\/www.ecinews.fr\/fr\/siemens-lance-pour-le-test-loutil-tessent-rtl-pro-pour-la-conception-verilog-et-rtl\/","name":"Test : Siemens lance l'outil Tessent RTL Pro pour la conception Verilog et RTL -","isPartOf":{"@id":"https:\/\/www.eenewseurope.com\/fr\/#website"},"datePublished":"2023-10-10T16:52:42+00:00","dateModified":"2023-10-10T19:37:05+00:00","description":"Siemens Digital Industries Software a lanc\u00e9 un outil DFT pour le d\u00e9veloppement de puces complexes aux niveaux Verilog et RTL.","breadcrumb":{"@id":"https:\/\/www.ecinews.fr\/fr\/siemens-lance-pour-le-test-loutil-tessent-rtl-pro-pour-la-conception-verilog-et-rtl\/#breadcrumb"},"inLanguage":"fr-FR","potentialAction":[{"@type":"ReadAction","target":["https:\/\/www.ecinews.fr\/fr\/siemens-lance-pour-le-test-loutil-tessent-rtl-pro-pour-la-conception-verilog-et-rtl\/"]}]},{"@type":"BreadcrumbList","@id":"https:\/\/www.ecinews.fr\/fr\/siemens-lance-pour-le-test-loutil-tessent-rtl-pro-pour-la-conception-verilog-et-rtl\/#breadcrumb","itemListElement":[{"@type":"ListItem","position":1,"name":"Home","item":"https:\/\/test.eenewseurope.com\/fr\/"},{"@type":"ListItem","position":2,"name":"Test : Siemens lance l&rsquo;outil Tessent RTL Pro pour la conception Verilog et RTL"}]},{"@type":"WebSite","@id":"https:\/\/www.eenewseurope.com\/fr\/#website","url":"https:\/\/www.eenewseurope.com\/fr\/","name":"EENewsEurope","description":"Just another WordPress site","publisher":{"@id":"https:\/\/www.eenewseurope.com\/fr\/#organization"},"potentialAction":[{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"https:\/\/www.eenewseurope.com\/fr\/?s={search_term_string}"},"query-input":"required name=search_term_string"}],"inLanguage":"fr-FR"},{"@type":"Organization","@id":"https:\/\/www.eenewseurope.com\/fr\/#organization","name":"EENewsEurope","url":"https:\/\/www.eenewseurope.com\/fr\/","logo":{"@type":"ImageObject","inLanguage":"fr-FR","@id":"https:\/\/www.eenewseurope.com\/fr\/#\/schema\/logo\/image\/","url":"https:\/\/www.ecinews.fr\/wp-content\/uploads\/2022\/02\/logo-1.jpg","contentUrl":"https:\/\/www.ecinews.fr\/wp-content\/uploads\/2022\/02\/logo-1.jpg","width":283,"height":113,"caption":"EENewsEurope"},"image":{"@id":"https:\/\/www.eenewseurope.com\/fr\/#\/schema\/logo\/image\/"}},{"@type":"Person","@id":"https:\/\/www.eenewseurope.com\/fr\/#\/schema\/person\/93c44cde463762f40a8236eaa44c1c17","name":"Daniel Cardon","image":{"@type":"ImageObject","inLanguage":"fr-FR","@id":"https:\/\/www.eenewseurope.com\/fr\/#\/schema\/person\/image\/2b243f6bcc1cff7d86aadfb2cd0bd870","url":"https:\/\/secure.gravatar.com\/avatar\/de9edc136dfc061ad4778e04635baefa?s=96&d=mm&r=g","contentUrl":"https:\/\/secure.gravatar.com\/avatar\/de9edc136dfc061ad4778e04635baefa?s=96&d=mm&r=g","caption":"Daniel Cardon"}}]}},"authors":[{"term_id":1143,"user_id":11,"is_guest":0,"slug":"danielcardon","display_name":"Daniel Cardon","avatar_url":"https:\/\/secure.gravatar.com\/avatar\/de9edc136dfc061ad4778e04635baefa?s=96&d=mm&r=g","0":null,"1":"","2":"","3":"","4":"","5":"","6":"","7":"","8":""},{"term_id":3640,"user_id":0,"is_guest":1,"slug":"nick-flaherty","display_name":"Nick Flaherty","avatar_url":"https:\/\/secure.gravatar.com\/avatar\/?s=96&d=mm&r=g","0":null,"1":"","2":"","3":"","4":"","5":"","6":"","7":"","8":""}],"_links":{"self":[{"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/posts\/434207"}],"collection":[{"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/users\/11"}],"replies":[{"embeddable":true,"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/comments?post=434207"}],"version-history":[{"count":0,"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/posts\/434207\/revisions"}],"wp:featuredmedia":[{"embeddable":true,"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/media\/434165"}],"wp:attachment":[{"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/media?parent=434207"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/categories?post=434207"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/tags?post=434207"},{"taxonomy":"domains","embeddable":true,"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/domains?post=434207"},{"taxonomy":"author","embeddable":true,"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/ppma_author?post=434207"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}