{"id":230844,"date":"2014-09-08T22:00:00","date_gmt":"2014-09-08T22:00:00","guid":{"rendered":"https:\/\/eenewseurope.artwhere.co\/modele-de-reference-de-s-analogiques-pour-fpga\/"},"modified":"2014-09-08T22:00:00","modified_gmt":"2014-09-08T22:00:00","slug":"modele-de-reference-de-s-analogiques-pour-fpga","status":"publish","type":"post","link":"https:\/\/www.ecinews.fr\/fr\/modele-de-reference-de-s-analogiques-pour-fpga\/","title":{"rendered":"Mod\u00e8le de r\u00e9f\u00e9rence d&rsquo;E\/S analogiques pour FPGA"},"content":{"rendered":"<p>La r&eacute;alisation de boucles de contr&ocirc;le num&eacute;rique rapides de haute pr&eacute;cision constitue un d&eacute;fi pour tous les concepteurs. Ce mod&egrave;le de r&eacute;f&eacute;rence fournit un frontal d&rsquo;acquisition 18 bits d&rsquo;entr&eacute;es et de sorties analogiques aux applications n&eacute;cessitant des conversions de donn&eacute;es rapides et pr&eacute;cises &agrave; base de traitements num&eacute;riques assur&eacute;s par FPGA. Le convertisseur basse consommation SAR int&eacute;gr&eacute; assure la conversion rapide des donn&eacute;es.<br \/>\nCe syst&egrave;me se branche directement dans un emplacement de module d&rsquo;extension d&rsquo;E\/S de FPGA (FMC). Livr&eacute; complet, il inclut tout le mat&eacute;riel, un micrologiciel pour les FPGA Zynq, une interface graphique PC propri&eacute;taire facile &agrave; utiliser et des fichiers Gerber. La puissante interface utilisateur graphique en ligne affiche la performance de la cha&icirc;ne signal et &eacute;vite le recours aux oscilloscopes et autres &eacute;quipements pour g&eacute;n&eacute;rer et analyser les diff&eacute;rents signaux, ce qui simplifie consid&eacute;rablement les phases d&rsquo;&eacute;valuation et de validation.<br \/>\nCette solution tr&egrave;s souple et pr&ecirc;te &agrave; l&#8217;emploi est applicable &agrave; toute une gamme d&rsquo;applications industrielles et m&eacute;dicales, comme le test et la mesure, l&rsquo;instrumentation, l&rsquo;automatisation industrielle ou la r&eacute;gulation de processus.<\/p>\n<p>&quot;Nos mod&egrave;les de r&eacute;f&eacute;rence permettent aux concepteurs d&rsquo;acc&eacute;l&eacute;rer le lancement de leurs produits, gr&acirc;ce &agrave; une conception &eacute;prouv&eacute;e hautes-performances, et &agrave; l&rsquo;interface utilisateur graphique puissante et facile &agrave; utiliser propos&eacute;e par Maxim,&quot; d&eacute;clare Carmelo Morello, Directeur de la division Convertisseurs de pr&eacute;cision, chez Maxim Integrated.<br \/>\n&quot;Ces cartes de r&eacute;f&eacute;rences &eacute;prouv&eacute;es d&rsquo;E\/S analogiques permettent aux ing&eacute;nieurs d&rsquo;&eacute;tudes de tirer toute la puissance des SoC et autres FPGA, &quot; affirme Jim Beneke, Vice-Pr&eacute;sident Marketing technique mondial, chez Avnet Electronics Marketing. &quot;Cette solution propos&eacute;e par Maxim, associ&eacute;e aux Zedboard d&rsquo;Avnet, va permettre aux ing&eacute;nieurs FPGA et SoC, de valider rapidement leurs syst&egrave;mes de contr&ocirc;le.&quot;\n<\/p>\n<p><a title=\"www.maximintegrated.com\/MAXREFDES74#\" href=\"http:\/\/www.maximintegrated.com\/en\/design\/reference-design-center\/system-board\/5944.html\" target=\"_blank\" rel=\"noopener\">www.maximintegrated.com\/MAXREFDES74#<\/a><\/p>\n","protected":false},"excerpt":{"rendered":"<p>Les concepteurs pourront \u00e9valuer et valider plus rapidement leurs projets \u00e0 base de FPGA et les lancer plus vite sur le march\u00e9, gr\u00e2ce au mod\u00e8le de r\u00e9f\u00e9rence DAS MAXREFDES74#, un syst\u00e8me d&rsquo;acquisition de donn\u00e9es 18 bits rapide et pr\u00e9cis propos\u00e9 par Maxim Integrated.<\/p>\n","protected":false},"author":22,"featured_media":230845,"comment_status":"closed","ping_status":"closed","sticky":false,"template":"","format":"standard","meta":{"_acf_changed":false,"footnotes":""},"categories":[881],"tags":[],"domains":[47],"ppma_author":[1149],"class_list":["post-230844","post","type-post","status-publish","format-standard","has-post-thumbnail","hentry","category-nouveaux-produits","domains-electronique-eci"],"acf":[],"yoast_head":"<title>Mod\u00e8le de r\u00e9f\u00e9rence d&#039;E\/S analogiques pour FPGA ...<\/title>\n<meta name=\"description\" content=\"Les concepteurs pourront \u00e9valuer et valider plus rapidement leurs projets \u00e0 base de FPGA et les lancer plus vite sur le march\u00e9, gr\u00e2ce au mod\u00e8le de...\" \/>\n<meta name=\"robots\" content=\"index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1\" \/>\n<link rel=\"canonical\" href=\"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/posts\/230844\/\" \/>\n<meta property=\"og:locale\" content=\"fr_FR\" \/>\n<meta property=\"og:type\" content=\"article\" \/>\n<meta property=\"og:title\" content=\"Mod\u00e8le de r\u00e9f\u00e9rence d&#039;E\/S analogiques pour FPGA\" \/>\n<meta property=\"og:description\" content=\"Les concepteurs pourront \u00e9valuer et valider plus rapidement leurs projets \u00e0 base de FPGA et les lancer plus vite sur le march\u00e9, gr\u00e2ce au mod\u00e8le de r\u00e9f\u00e9rence DAS MAXREFDES74#, un syst\u00e8me d&#039;acquisition de donn\u00e9es 18 bits rapide et pr\u00e9cis propos\u00e9 par Maxim Integrated.\" \/>\n<meta property=\"og:url\" content=\"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/posts\/230844\/\" \/>\n<meta property=\"og:site_name\" content=\"EENewsEurope\" \/>\n<meta property=\"article:published_time\" content=\"2014-09-08T22:00:00+00:00\" \/>\n<meta property=\"og:image\" content=\"https:\/\/www.ecinews.fr\/wp-content\/uploads\/import\/default\/files\/import\/eci6956_maxim_pr_14_2014_maxrefdes74_r.jpg\" \/>\n\t<meta property=\"og:image:width\" content=\"1667\" \/>\n\t<meta property=\"og:image:height\" content=\"1104\" \/>\n\t<meta property=\"og:image:type\" content=\"image\/jpeg\" \/>\n<meta name=\"author\" content=\"eeNews Europe\" \/>\n<meta name=\"twitter:card\" content=\"summary_large_image\" \/>\n<meta name=\"twitter:label1\" content=\"Written by\" \/>\n\t<meta name=\"twitter:data1\" content=\"eeNews Europe\" \/>\n\t<meta name=\"twitter:label2\" content=\"Est. reading time\" \/>\n\t<meta name=\"twitter:data2\" content=\"2 minutes\" \/>\n<script type=\"application\/ld+json\" class=\"yoast-schema-graph\">{\"@context\":\"https:\/\/schema.org\",\"@graph\":[{\"@type\":\"Article\",\"@id\":\"https:\/\/www.ecinews.fr\/fr\/modele-de-reference-de-s-analogiques-pour-fpga\/#article\",\"isPartOf\":{\"@id\":\"https:\/\/www.ecinews.fr\/fr\/modele-de-reference-de-s-analogiques-pour-fpga\/\"},\"author\":{\"name\":\"eeNews Europe\",\"@id\":\"https:\/\/www.eenewseurope.com\/en\/#\/schema\/person\/9eff4051fa9dac8230052de45e32b0f4\"},\"headline\":\"Mod\u00e8le de r\u00e9f\u00e9rence d&rsquo;E\/S analogiques pour FPGA\",\"datePublished\":\"2014-09-08T22:00:00+00:00\",\"dateModified\":\"2014-09-08T22:00:00+00:00\",\"mainEntityOfPage\":{\"@id\":\"https:\/\/www.ecinews.fr\/fr\/modele-de-reference-de-s-analogiques-pour-fpga\/\"},\"wordCount\":416,\"publisher\":{\"@id\":\"https:\/\/www.eenewseurope.com\/en\/#organization\"},\"articleSection\":[\"Nouveaux produits\"],\"inLanguage\":\"fr-FR\"},{\"@type\":\"WebPage\",\"@id\":\"https:\/\/www.ecinews.fr\/fr\/modele-de-reference-de-s-analogiques-pour-fpga\/\",\"url\":\"https:\/\/www.ecinews.fr\/fr\/modele-de-reference-de-s-analogiques-pour-fpga\/\",\"name\":\"Mod\u00e8le de r\u00e9f\u00e9rence d'E\/S analogiques pour FPGA -\",\"isPartOf\":{\"@id\":\"https:\/\/www.eenewseurope.com\/en\/#website\"},\"datePublished\":\"2014-09-08T22:00:00+00:00\",\"dateModified\":\"2014-09-08T22:00:00+00:00\",\"breadcrumb\":{\"@id\":\"https:\/\/www.ecinews.fr\/fr\/modele-de-reference-de-s-analogiques-pour-fpga\/#breadcrumb\"},\"inLanguage\":\"fr-FR\",\"potentialAction\":[{\"@type\":\"ReadAction\",\"target\":[\"https:\/\/www.ecinews.fr\/fr\/modele-de-reference-de-s-analogiques-pour-fpga\/\"]}]},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\/\/www.ecinews.fr\/fr\/modele-de-reference-de-s-analogiques-pour-fpga\/#breadcrumb\",\"itemListElement\":[{\"@type\":\"ListItem\",\"position\":1,\"name\":\"Home\",\"item\":\"https:\/\/cdn.eenewseurope.com\/fr\/\"},{\"@type\":\"ListItem\",\"position\":2,\"name\":\"Mod\u00e8le de r\u00e9f\u00e9rence d&rsquo;E\/S analogiques pour FPGA\"}]},{\"@type\":\"WebSite\",\"@id\":\"https:\/\/www.eenewseurope.com\/en\/#website\",\"url\":\"https:\/\/www.eenewseurope.com\/en\/\",\"name\":\"EENewsEurope\",\"description\":\"Just another WordPress site\",\"publisher\":{\"@id\":\"https:\/\/www.eenewseurope.com\/en\/#organization\"},\"potentialAction\":[{\"@type\":\"SearchAction\",\"target\":{\"@type\":\"EntryPoint\",\"urlTemplate\":\"https:\/\/www.eenewseurope.com\/en\/?s={search_term_string}\"},\"query-input\":\"required name=search_term_string\"}],\"inLanguage\":\"fr-FR\"},{\"@type\":\"Organization\",\"@id\":\"https:\/\/www.eenewseurope.com\/en\/#organization\",\"name\":\"EENewsEurope\",\"url\":\"https:\/\/www.eenewseurope.com\/en\/\",\"logo\":{\"@type\":\"ImageObject\",\"inLanguage\":\"fr-FR\",\"@id\":\"https:\/\/www.eenewseurope.com\/en\/#\/schema\/logo\/image\/\",\"url\":\"https:\/\/www.ecinews.fr\/wp-content\/uploads\/2022\/02\/logo-1.jpg\",\"contentUrl\":\"https:\/\/www.ecinews.fr\/wp-content\/uploads\/2022\/02\/logo-1.jpg\",\"width\":283,\"height\":113,\"caption\":\"EENewsEurope\"},\"image\":{\"@id\":\"https:\/\/www.eenewseurope.com\/en\/#\/schema\/logo\/image\/\"}},{\"@type\":\"Person\",\"@id\":\"https:\/\/www.eenewseurope.com\/en\/#\/schema\/person\/9eff4051fa9dac8230052de45e32b0f4\",\"name\":\"eeNews Europe\",\"image\":{\"@type\":\"ImageObject\",\"inLanguage\":\"fr-FR\",\"@id\":\"https:\/\/www.eenewseurope.com\/en\/#\/schema\/person\/image\/fae8f0cb15861c4ae0ed4872e2c9fc22\",\"url\":\"https:\/\/secure.gravatar.com\/avatar\/5081509054e28b04ecd976976e723ce0?s=96&d=mm&r=g\",\"contentUrl\":\"https:\/\/secure.gravatar.com\/avatar\/5081509054e28b04ecd976976e723ce0?s=96&d=mm&r=g\",\"caption\":\"eeNews Europe\"}}]}<\/script>","yoast_head_json":{"title":"Mod\u00e8le de r\u00e9f\u00e9rence d'E\/S analogiques pour FPGA ...","description":"Les concepteurs pourront \u00e9valuer et valider plus rapidement leurs projets \u00e0 base de FPGA et les lancer plus vite sur le march\u00e9, gr\u00e2ce au mod\u00e8le de...","robots":{"index":"index","follow":"follow","max-snippet":"max-snippet:-1","max-image-preview":"max-image-preview:large","max-video-preview":"max-video-preview:-1"},"canonical":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/posts\/230844\/","og_locale":"fr_FR","og_type":"article","og_title":"Mod\u00e8le de r\u00e9f\u00e9rence d'E\/S analogiques pour FPGA","og_description":"Les concepteurs pourront \u00e9valuer et valider plus rapidement leurs projets \u00e0 base de FPGA et les lancer plus vite sur le march\u00e9, gr\u00e2ce au mod\u00e8le de r\u00e9f\u00e9rence DAS MAXREFDES74#, un syst\u00e8me d'acquisition de donn\u00e9es 18 bits rapide et pr\u00e9cis propos\u00e9 par Maxim Integrated.","og_url":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/posts\/230844\/","og_site_name":"EENewsEurope","article_published_time":"2014-09-08T22:00:00+00:00","og_image":[{"width":1667,"height":1104,"url":"https:\/\/www.ecinews.fr\/wp-content\/uploads\/import\/default\/files\/import\/eci6956_maxim_pr_14_2014_maxrefdes74_r.jpg","type":"image\/jpeg"}],"author":"eeNews Europe","twitter_card":"summary_large_image","twitter_misc":{"Written by":"eeNews Europe","Est. reading time":"2 minutes"},"schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":"Article","@id":"https:\/\/www.ecinews.fr\/fr\/modele-de-reference-de-s-analogiques-pour-fpga\/#article","isPartOf":{"@id":"https:\/\/www.ecinews.fr\/fr\/modele-de-reference-de-s-analogiques-pour-fpga\/"},"author":{"name":"eeNews Europe","@id":"https:\/\/www.eenewseurope.com\/en\/#\/schema\/person\/9eff4051fa9dac8230052de45e32b0f4"},"headline":"Mod\u00e8le de r\u00e9f\u00e9rence d&rsquo;E\/S analogiques pour FPGA","datePublished":"2014-09-08T22:00:00+00:00","dateModified":"2014-09-08T22:00:00+00:00","mainEntityOfPage":{"@id":"https:\/\/www.ecinews.fr\/fr\/modele-de-reference-de-s-analogiques-pour-fpga\/"},"wordCount":416,"publisher":{"@id":"https:\/\/www.eenewseurope.com\/en\/#organization"},"articleSection":["Nouveaux produits"],"inLanguage":"fr-FR"},{"@type":"WebPage","@id":"https:\/\/www.ecinews.fr\/fr\/modele-de-reference-de-s-analogiques-pour-fpga\/","url":"https:\/\/www.ecinews.fr\/fr\/modele-de-reference-de-s-analogiques-pour-fpga\/","name":"Mod\u00e8le de r\u00e9f\u00e9rence d'E\/S analogiques pour FPGA -","isPartOf":{"@id":"https:\/\/www.eenewseurope.com\/en\/#website"},"datePublished":"2014-09-08T22:00:00+00:00","dateModified":"2014-09-08T22:00:00+00:00","breadcrumb":{"@id":"https:\/\/www.ecinews.fr\/fr\/modele-de-reference-de-s-analogiques-pour-fpga\/#breadcrumb"},"inLanguage":"fr-FR","potentialAction":[{"@type":"ReadAction","target":["https:\/\/www.ecinews.fr\/fr\/modele-de-reference-de-s-analogiques-pour-fpga\/"]}]},{"@type":"BreadcrumbList","@id":"https:\/\/www.ecinews.fr\/fr\/modele-de-reference-de-s-analogiques-pour-fpga\/#breadcrumb","itemListElement":[{"@type":"ListItem","position":1,"name":"Home","item":"https:\/\/cdn.eenewseurope.com\/fr\/"},{"@type":"ListItem","position":2,"name":"Mod\u00e8le de r\u00e9f\u00e9rence d&rsquo;E\/S analogiques pour FPGA"}]},{"@type":"WebSite","@id":"https:\/\/www.eenewseurope.com\/en\/#website","url":"https:\/\/www.eenewseurope.com\/en\/","name":"EENewsEurope","description":"Just another WordPress site","publisher":{"@id":"https:\/\/www.eenewseurope.com\/en\/#organization"},"potentialAction":[{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"https:\/\/www.eenewseurope.com\/en\/?s={search_term_string}"},"query-input":"required name=search_term_string"}],"inLanguage":"fr-FR"},{"@type":"Organization","@id":"https:\/\/www.eenewseurope.com\/en\/#organization","name":"EENewsEurope","url":"https:\/\/www.eenewseurope.com\/en\/","logo":{"@type":"ImageObject","inLanguage":"fr-FR","@id":"https:\/\/www.eenewseurope.com\/en\/#\/schema\/logo\/image\/","url":"https:\/\/www.ecinews.fr\/wp-content\/uploads\/2022\/02\/logo-1.jpg","contentUrl":"https:\/\/www.ecinews.fr\/wp-content\/uploads\/2022\/02\/logo-1.jpg","width":283,"height":113,"caption":"EENewsEurope"},"image":{"@id":"https:\/\/www.eenewseurope.com\/en\/#\/schema\/logo\/image\/"}},{"@type":"Person","@id":"https:\/\/www.eenewseurope.com\/en\/#\/schema\/person\/9eff4051fa9dac8230052de45e32b0f4","name":"eeNews Europe","image":{"@type":"ImageObject","inLanguage":"fr-FR","@id":"https:\/\/www.eenewseurope.com\/en\/#\/schema\/person\/image\/fae8f0cb15861c4ae0ed4872e2c9fc22","url":"https:\/\/secure.gravatar.com\/avatar\/5081509054e28b04ecd976976e723ce0?s=96&d=mm&r=g","contentUrl":"https:\/\/secure.gravatar.com\/avatar\/5081509054e28b04ecd976976e723ce0?s=96&d=mm&r=g","caption":"eeNews Europe"}}]}},"authors":[{"term_id":1149,"user_id":22,"is_guest":0,"slug":"eenews-europe","display_name":"eeNews Europe","avatar_url":"https:\/\/secure.gravatar.com\/avatar\/5081509054e28b04ecd976976e723ce0?s=96&d=mm&r=g","0":null,"1":"","2":"","3":"","4":"","5":"","6":"","7":"","8":""}],"_links":{"self":[{"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/posts\/230844"}],"collection":[{"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/users\/22"}],"replies":[{"embeddable":true,"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/comments?post=230844"}],"version-history":[{"count":0,"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/posts\/230844\/revisions"}],"wp:featuredmedia":[{"embeddable":true,"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/media\/230845"}],"wp:attachment":[{"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/media?parent=230844"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/categories?post=230844"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/tags?post=230844"},{"taxonomy":"domains","embeddable":true,"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/domains?post=230844"},{"taxonomy":"author","embeddable":true,"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/ppma_author?post=230844"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}