{"id":224773,"date":"2012-07-16T22:00:00","date_gmt":"2012-07-16T22:00:00","guid":{"rendered":"https:\/\/eenewseurope.artwhere.co\/design-de-reference-pour-proteger-les-fpga-xilinx-spartan\/"},"modified":"2012-07-16T22:00:00","modified_gmt":"2012-07-16T22:00:00","slug":"design-de-reference-pour-proteger-les-fpga-xilinx-spartan","status":"publish","type":"post","link":"https:\/\/www.ecinews.fr\/fr\/design-de-reference-pour-proteger-les-fpga-xilinx-spartan\/","title":{"rendered":"Design de r\u00e9f\u00e9rence pour prot\u00e9ger les FPGA Xilinx Spartan"},"content":{"rendered":"<p>Le principe de s&eacute;curit&eacute; n&eacute;cessite que des clefs secr&egrave;tes soient charg&eacute;es dans le pr&eacute;diffus&eacute; et dans la m&eacute;moire s&eacute;curis&eacute;e 1-Wire. Le noyau de r&eacute;f&eacute;rence Maxim se superpose de mani&egrave;re transparente au dispositif Spartan-6; il utilise moins de 5% des ressources en cellules logiques et facilite le chargement des clefs secr&egrave;tes dans le r&eacute;seau pr&eacute;diffus&eacute;. Maxim peut &eacute;galement pr&eacute;programmer le DS28E01-100 avant livraison avec des cl&eacute;s fournies par le client.<br \/>\n&quot;Gr&acirc;ce au dispositif de s&eacute;curit&eacute; 1-Wire, DS28E01-100 de Maxim, les clients de Xilinx peuvent facilement ajouter un niveau de s&eacute;curit&eacute; suppl&eacute;mentaire &agrave; leurs projets. Si la cible aujourd&rsquo;hui sont les familles Spartan-6 de Xilinx, la solution est tout aussi bien utilisable avec les familles Artix-7, Kintex-7, Virtex-7 ou Zynq-7000&quot;, d&eacute;clare Jim Burnham, Directeur Marketing pour les plateformes Zynq, Virtex-4, -5, et -6, Spartan et les kits et cartes de d&eacute;veloppement CPLD, chez Xilinx. <\/p>\n","protected":false},"excerpt":{"rendered":"<p>La technologie EEPROM s\u00e9curis\u00e9e de Maxim Integrated Products prot\u00e8ge l&rsquo;IP des pr\u00e9diffus\u00e9s \u00e0 l&rsquo;aide d&rsquo;une seule broche. Le proc\u00e9d\u00e9 d&rsquo;authentification SHA-1 \u00e0 question-r\u00e9ponse int\u00e9gr\u00e9 du DS28E01-100 \u00e9carte les logiciels non autoris\u00e9s et assure la s\u00e9curit\u00e9 de l&rsquo;IP du r\u00e9seau pr\u00e9diffus\u00e9. Ce design de r\u00e9f\u00e9rence permet aux fabricants de commander \u00e0 distance des mises \u00e0 jour logicielles payantes, sans alt\u00e9ration physique du mat\u00e9riel install\u00e9.<\/p>\n","protected":false},"author":22,"featured_media":224774,"comment_status":"closed","ping_status":"closed","sticky":false,"template":"","format":"standard","meta":{"_acf_changed":false,"footnotes":""},"categories":[881],"tags":[908],"domains":[47],"ppma_author":[1149],"class_list":["post-224773","post","type-post","status-publish","format-standard","has-post-thumbnail","hentry","category-nouveaux-produits","tag-plds-fpgas-asics-fr","domains-electronique-eci"],"acf":[],"yoast_head":"<title>Design de r\u00e9f\u00e9rence pour prot\u00e9ger les FPGA Xilinx Spartan ...<\/title>\n<meta name=\"description\" content=\"La technologie EEPROM s\u00e9curis\u00e9e de Maxim Integrated Products prot\u00e8ge l&#039;IP des pr\u00e9diffus\u00e9s \u00e0 l&#039;aide d&#039;une seule broche. Le proc\u00e9d\u00e9 d&#039;authentification...\" \/>\n<meta name=\"robots\" content=\"index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1\" \/>\n<link rel=\"canonical\" href=\"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/posts\/224773\/\" \/>\n<meta property=\"og:locale\" content=\"fr_FR\" \/>\n<meta property=\"og:type\" content=\"article\" \/>\n<meta property=\"og:title\" content=\"Design de r\u00e9f\u00e9rence pour prot\u00e9ger les FPGA Xilinx Spartan\" \/>\n<meta property=\"og:description\" content=\"La technologie EEPROM s\u00e9curis\u00e9e de Maxim Integrated Products prot\u00e8ge l&#039;IP des pr\u00e9diffus\u00e9s \u00e0 l&#039;aide d&#039;une seule broche. Le proc\u00e9d\u00e9 d&#039;authentification SHA-1 \u00e0 question-r\u00e9ponse int\u00e9gr\u00e9 du DS28E01-100 \u00e9carte les logiciels non autoris\u00e9s et assure la s\u00e9curit\u00e9 de l&#039;IP du r\u00e9seau pr\u00e9diffus\u00e9. Ce design de r\u00e9f\u00e9rence permet aux fabricants de commander \u00e0 distance des mises \u00e0 jour logicielles payantes, sans alt\u00e9ration physique du mat\u00e9riel install\u00e9.\" \/>\n<meta property=\"og:url\" content=\"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/posts\/224773\/\" \/>\n<meta property=\"og:site_name\" content=\"EENewsEurope\" \/>\n<meta property=\"article:published_time\" content=\"2012-07-16T22:00:00+00:00\" \/>\n<meta property=\"og:image\" content=\"https:\/\/www.ecinews.fr\/wp-content\/uploads\/import\/default\/files\/import\/eci3293_maxim.jpg\" \/>\n\t<meta property=\"og:image:width\" content=\"1650\" \/>\n\t<meta property=\"og:image:height\" content=\"775\" \/>\n\t<meta property=\"og:image:type\" content=\"image\/jpeg\" \/>\n<meta name=\"author\" content=\"eeNews Europe\" \/>\n<meta name=\"twitter:card\" content=\"summary_large_image\" \/>\n<meta name=\"twitter:label1\" content=\"Written by\" \/>\n\t<meta name=\"twitter:data1\" content=\"eeNews Europe\" \/>\n\t<meta name=\"twitter:label2\" content=\"Est. reading time\" \/>\n\t<meta name=\"twitter:data2\" content=\"1 minute\" \/>\n<script type=\"application\/ld+json\" class=\"yoast-schema-graph\">{\"@context\":\"https:\/\/schema.org\",\"@graph\":[{\"@type\":\"Article\",\"@id\":\"https:\/\/www.ecinews.fr\/fr\/design-de-reference-pour-proteger-les-fpga-xilinx-spartan\/#article\",\"isPartOf\":{\"@id\":\"https:\/\/www.ecinews.fr\/fr\/design-de-reference-pour-proteger-les-fpga-xilinx-spartan\/\"},\"author\":{\"name\":\"eeNews Europe\",\"@id\":\"https:\/\/www.ecinews.fr\/fr\/#\/schema\/person\/9eff4051fa9dac8230052de45e32b0f4\"},\"headline\":\"Design de r\u00e9f\u00e9rence pour prot\u00e9ger les FPGA Xilinx Spartan\",\"datePublished\":\"2012-07-16T22:00:00+00:00\",\"dateModified\":\"2012-07-16T22:00:00+00:00\",\"mainEntityOfPage\":{\"@id\":\"https:\/\/www.ecinews.fr\/fr\/design-de-reference-pour-proteger-les-fpga-xilinx-spartan\/\"},\"wordCount\":210,\"publisher\":{\"@id\":\"https:\/\/www.ecinews.fr\/fr\/#organization\"},\"keywords\":[\"PLDs\/FPGAs\/ASICs\"],\"articleSection\":[\"Nouveaux produits\"],\"inLanguage\":\"fr-FR\"},{\"@type\":\"WebPage\",\"@id\":\"https:\/\/www.ecinews.fr\/fr\/design-de-reference-pour-proteger-les-fpga-xilinx-spartan\/\",\"url\":\"https:\/\/www.ecinews.fr\/fr\/design-de-reference-pour-proteger-les-fpga-xilinx-spartan\/\",\"name\":\"Design de r\u00e9f\u00e9rence pour prot\u00e9ger les FPGA Xilinx Spartan -\",\"isPartOf\":{\"@id\":\"https:\/\/www.ecinews.fr\/fr\/#website\"},\"datePublished\":\"2012-07-16T22:00:00+00:00\",\"dateModified\":\"2012-07-16T22:00:00+00:00\",\"breadcrumb\":{\"@id\":\"https:\/\/www.ecinews.fr\/fr\/design-de-reference-pour-proteger-les-fpga-xilinx-spartan\/#breadcrumb\"},\"inLanguage\":\"fr-FR\",\"potentialAction\":[{\"@type\":\"ReadAction\",\"target\":[\"https:\/\/www.ecinews.fr\/fr\/design-de-reference-pour-proteger-les-fpga-xilinx-spartan\/\"]}]},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\/\/www.ecinews.fr\/fr\/design-de-reference-pour-proteger-les-fpga-xilinx-spartan\/#breadcrumb\",\"itemListElement\":[{\"@type\":\"ListItem\",\"position\":1,\"name\":\"Home\",\"item\":\"https:\/\/www.ecinews.fr\/fr\/\"},{\"@type\":\"ListItem\",\"position\":2,\"name\":\"Design de r\u00e9f\u00e9rence pour prot\u00e9ger les FPGA Xilinx Spartan\"}]},{\"@type\":\"WebSite\",\"@id\":\"https:\/\/www.ecinews.fr\/fr\/#website\",\"url\":\"https:\/\/www.ecinews.fr\/fr\/\",\"name\":\"EENewsEurope\",\"description\":\"Just another WordPress site\",\"publisher\":{\"@id\":\"https:\/\/www.ecinews.fr\/fr\/#organization\"},\"potentialAction\":[{\"@type\":\"SearchAction\",\"target\":{\"@type\":\"EntryPoint\",\"urlTemplate\":\"https:\/\/www.ecinews.fr\/fr\/?s={search_term_string}\"},\"query-input\":\"required name=search_term_string\"}],\"inLanguage\":\"fr-FR\"},{\"@type\":\"Organization\",\"@id\":\"https:\/\/www.ecinews.fr\/fr\/#organization\",\"name\":\"EENewsEurope\",\"url\":\"https:\/\/www.ecinews.fr\/fr\/\",\"logo\":{\"@type\":\"ImageObject\",\"inLanguage\":\"fr-FR\",\"@id\":\"https:\/\/www.ecinews.fr\/fr\/#\/schema\/logo\/image\/\",\"url\":\"https:\/\/www.ecinews.fr\/wp-content\/uploads\/2022\/02\/logo-1.jpg\",\"contentUrl\":\"https:\/\/www.ecinews.fr\/wp-content\/uploads\/2022\/02\/logo-1.jpg\",\"width\":283,\"height\":113,\"caption\":\"EENewsEurope\"},\"image\":{\"@id\":\"https:\/\/www.ecinews.fr\/fr\/#\/schema\/logo\/image\/\"}},{\"@type\":\"Person\",\"@id\":\"https:\/\/www.ecinews.fr\/fr\/#\/schema\/person\/9eff4051fa9dac8230052de45e32b0f4\",\"name\":\"eeNews Europe\",\"image\":{\"@type\":\"ImageObject\",\"inLanguage\":\"fr-FR\",\"@id\":\"https:\/\/www.ecinews.fr\/fr\/#\/schema\/person\/image\/fae8f0cb15861c4ae0ed4872e2c9fc22\",\"url\":\"https:\/\/secure.gravatar.com\/avatar\/5081509054e28b04ecd976976e723ce0?s=96&d=mm&r=g\",\"contentUrl\":\"https:\/\/secure.gravatar.com\/avatar\/5081509054e28b04ecd976976e723ce0?s=96&d=mm&r=g\",\"caption\":\"eeNews Europe\"}}]}<\/script>","yoast_head_json":{"title":"Design de r\u00e9f\u00e9rence pour prot\u00e9ger les FPGA Xilinx Spartan ...","description":"La technologie EEPROM s\u00e9curis\u00e9e de Maxim Integrated Products prot\u00e8ge l'IP des pr\u00e9diffus\u00e9s \u00e0 l'aide d'une seule broche. Le proc\u00e9d\u00e9 d'authentification...","robots":{"index":"index","follow":"follow","max-snippet":"max-snippet:-1","max-image-preview":"max-image-preview:large","max-video-preview":"max-video-preview:-1"},"canonical":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/posts\/224773\/","og_locale":"fr_FR","og_type":"article","og_title":"Design de r\u00e9f\u00e9rence pour prot\u00e9ger les FPGA Xilinx Spartan","og_description":"La technologie EEPROM s\u00e9curis\u00e9e de Maxim Integrated Products prot\u00e8ge l'IP des pr\u00e9diffus\u00e9s \u00e0 l'aide d'une seule broche. Le proc\u00e9d\u00e9 d'authentification SHA-1 \u00e0 question-r\u00e9ponse int\u00e9gr\u00e9 du DS28E01-100 \u00e9carte les logiciels non autoris\u00e9s et assure la s\u00e9curit\u00e9 de l'IP du r\u00e9seau pr\u00e9diffus\u00e9. Ce design de r\u00e9f\u00e9rence permet aux fabricants de commander \u00e0 distance des mises \u00e0 jour logicielles payantes, sans alt\u00e9ration physique du mat\u00e9riel install\u00e9.","og_url":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/posts\/224773\/","og_site_name":"EENewsEurope","article_published_time":"2012-07-16T22:00:00+00:00","og_image":[{"width":1650,"height":775,"url":"https:\/\/www.ecinews.fr\/wp-content\/uploads\/import\/default\/files\/import\/eci3293_maxim.jpg","type":"image\/jpeg"}],"author":"eeNews Europe","twitter_card":"summary_large_image","twitter_misc":{"Written by":"eeNews Europe","Est. reading time":"1 minute"},"schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":"Article","@id":"https:\/\/www.ecinews.fr\/fr\/design-de-reference-pour-proteger-les-fpga-xilinx-spartan\/#article","isPartOf":{"@id":"https:\/\/www.ecinews.fr\/fr\/design-de-reference-pour-proteger-les-fpga-xilinx-spartan\/"},"author":{"name":"eeNews Europe","@id":"https:\/\/www.ecinews.fr\/fr\/#\/schema\/person\/9eff4051fa9dac8230052de45e32b0f4"},"headline":"Design de r\u00e9f\u00e9rence pour prot\u00e9ger les FPGA Xilinx Spartan","datePublished":"2012-07-16T22:00:00+00:00","dateModified":"2012-07-16T22:00:00+00:00","mainEntityOfPage":{"@id":"https:\/\/www.ecinews.fr\/fr\/design-de-reference-pour-proteger-les-fpga-xilinx-spartan\/"},"wordCount":210,"publisher":{"@id":"https:\/\/www.ecinews.fr\/fr\/#organization"},"keywords":["PLDs\/FPGAs\/ASICs"],"articleSection":["Nouveaux produits"],"inLanguage":"fr-FR"},{"@type":"WebPage","@id":"https:\/\/www.ecinews.fr\/fr\/design-de-reference-pour-proteger-les-fpga-xilinx-spartan\/","url":"https:\/\/www.ecinews.fr\/fr\/design-de-reference-pour-proteger-les-fpga-xilinx-spartan\/","name":"Design de r\u00e9f\u00e9rence pour prot\u00e9ger les FPGA Xilinx Spartan -","isPartOf":{"@id":"https:\/\/www.ecinews.fr\/fr\/#website"},"datePublished":"2012-07-16T22:00:00+00:00","dateModified":"2012-07-16T22:00:00+00:00","breadcrumb":{"@id":"https:\/\/www.ecinews.fr\/fr\/design-de-reference-pour-proteger-les-fpga-xilinx-spartan\/#breadcrumb"},"inLanguage":"fr-FR","potentialAction":[{"@type":"ReadAction","target":["https:\/\/www.ecinews.fr\/fr\/design-de-reference-pour-proteger-les-fpga-xilinx-spartan\/"]}]},{"@type":"BreadcrumbList","@id":"https:\/\/www.ecinews.fr\/fr\/design-de-reference-pour-proteger-les-fpga-xilinx-spartan\/#breadcrumb","itemListElement":[{"@type":"ListItem","position":1,"name":"Home","item":"https:\/\/www.ecinews.fr\/fr\/"},{"@type":"ListItem","position":2,"name":"Design de r\u00e9f\u00e9rence pour prot\u00e9ger les FPGA Xilinx Spartan"}]},{"@type":"WebSite","@id":"https:\/\/www.ecinews.fr\/fr\/#website","url":"https:\/\/www.ecinews.fr\/fr\/","name":"EENewsEurope","description":"Just another WordPress site","publisher":{"@id":"https:\/\/www.ecinews.fr\/fr\/#organization"},"potentialAction":[{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"https:\/\/www.ecinews.fr\/fr\/?s={search_term_string}"},"query-input":"required name=search_term_string"}],"inLanguage":"fr-FR"},{"@type":"Organization","@id":"https:\/\/www.ecinews.fr\/fr\/#organization","name":"EENewsEurope","url":"https:\/\/www.ecinews.fr\/fr\/","logo":{"@type":"ImageObject","inLanguage":"fr-FR","@id":"https:\/\/www.ecinews.fr\/fr\/#\/schema\/logo\/image\/","url":"https:\/\/www.ecinews.fr\/wp-content\/uploads\/2022\/02\/logo-1.jpg","contentUrl":"https:\/\/www.ecinews.fr\/wp-content\/uploads\/2022\/02\/logo-1.jpg","width":283,"height":113,"caption":"EENewsEurope"},"image":{"@id":"https:\/\/www.ecinews.fr\/fr\/#\/schema\/logo\/image\/"}},{"@type":"Person","@id":"https:\/\/www.ecinews.fr\/fr\/#\/schema\/person\/9eff4051fa9dac8230052de45e32b0f4","name":"eeNews Europe","image":{"@type":"ImageObject","inLanguage":"fr-FR","@id":"https:\/\/www.ecinews.fr\/fr\/#\/schema\/person\/image\/fae8f0cb15861c4ae0ed4872e2c9fc22","url":"https:\/\/secure.gravatar.com\/avatar\/5081509054e28b04ecd976976e723ce0?s=96&d=mm&r=g","contentUrl":"https:\/\/secure.gravatar.com\/avatar\/5081509054e28b04ecd976976e723ce0?s=96&d=mm&r=g","caption":"eeNews Europe"}}]}},"authors":[{"term_id":1149,"user_id":22,"is_guest":0,"slug":"eenews-europe","display_name":"eeNews Europe","avatar_url":"https:\/\/secure.gravatar.com\/avatar\/5081509054e28b04ecd976976e723ce0?s=96&d=mm&r=g","0":null,"1":"","2":"","3":"","4":"","5":"","6":"","7":"","8":""}],"_links":{"self":[{"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/posts\/224773"}],"collection":[{"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/users\/22"}],"replies":[{"embeddable":true,"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/comments?post=224773"}],"version-history":[{"count":0,"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/posts\/224773\/revisions"}],"wp:featuredmedia":[{"embeddable":true,"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/media\/224774"}],"wp:attachment":[{"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/media?parent=224773"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/categories?post=224773"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/tags?post=224773"},{"taxonomy":"domains","embeddable":true,"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/domains?post=224773"},{"taxonomy":"author","embeddable":true,"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/ppma_author?post=224773"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}