{"id":223219,"date":"2011-12-18T23:00:00","date_gmt":"2011-12-18T23:00:00","guid":{"rendered":"https:\/\/eenewseurope.artwhere.co\/kit-de-developpement-combinant-mcu-et-fpga\/"},"modified":"2011-12-18T23:00:00","modified_gmt":"2011-12-18T23:00:00","slug":"kit-de-developpement-combinant-mcu-et-fpga","status":"publish","type":"post","link":"https:\/\/www.ecinews.fr\/fr\/kit-de-developpement-combinant-mcu-et-fpga\/","title":{"rendered":"Kit de d\u00e9veloppement combinant MCU et FPGA"},"content":{"rendered":"<p>Xynergy combine le tout nouveau contr&ocirc;leur STMicroelectronics STM32F217, qui repose sur un c&oelig;ur ARM Cortex-M3, avec un FPGA XC6SLX16 Xilinx Spartan-6 peu on&eacute;reux. L&rsquo;interface FSMC du contr&ocirc;leur assure une connexion parall&egrave;le 16 bits entre micro et FPGA. Elle garantit un transfert de donn&eacute;es haut d&eacute;bit entre les deux composants. Le c&oelig;ur Cortex-M3 peut &ecirc;tre cadenc&eacute; jusqu&rsquo;&agrave; 120 MHz et int&egrave;gre une m&eacute;moire Flash de 1 Mo et 128 KB de SRAM. En outre, la m&eacute;moire DDR-3 de 1 Go connect&eacute;e au FPGA, peut &ecirc;tre rendue transparente via le bus FSMC, ce qui permet au contr&ocirc;leur de l&rsquo;utiliser &eacute;galement.<br \/>\nXynergy est fourni avec une s&eacute;lection d&rsquo;interfaces de communication, dont Ethernet, USB On-the-Go, CAN, SPI, et une passerelle Virtual COM-Port via un connecteur USB. Elle est dot&eacute;e d&rsquo;un emplacement pour recevoir une carte Micro-SD. Deux sockets d&rsquo;extension de 64 broches au pas standard de 2,54 mm sont fournis. Ils permettent de connecter une carte m&egrave;re additionnelle r&eacute;pondant au standard FMC. Ceci facilite la connexion d&rsquo;un tr&egrave;s large choix de circuits plug-in FMC de diff&eacute;rents fabricants pour offrir les fonctionnalit&eacute;s Industrial Ethernet IEEE1588, ADC rapides, CMos sensor par exemple.<br \/>\nCe kit est fourni avec une sonde de d&eacute;bug ST-Link. Les utilisateurs peuvent choisir leur syst&egrave;me de d&eacute;veloppement parmi plusieurs fournisseurs d&rsquo;outils approuv&eacute;s pour le STM32F217, dont un grand nombre est disponible en t&eacute;l&eacute;chargement gratuit. Le FPGA est configur&eacute; directement &agrave; l&rsquo;aide d&rsquo;un c&acirc;ble de t&eacute;l&eacute;chargement standard Xilinx ou indirectement via le MCU. En outre, Xilinx propose gratuitement son environnement de d&eacute;veloppement ISE Web-PACK.<\/p>\n<p><a href=\"http:\/\/www.silica.com\" target=\"_blank\" title=\"www.silica.com\" rel=\"noopener\">www.silica.com<\/a><\/p>\n<p>&nbsp;<\/p>\n","protected":false},"excerpt":{"rendered":"<p>Silica pr\u00e9sente un kit de d\u00e9veloppement combinant un microcontr\u00f4leur Cortex\u2013M3 et un FPGA Spartan-6 sur le m\u00eame circuit. Cette nouvelle carte, baptis\u00e9e Xynergy offre aux ing\u00e9nieurs un environnement de d\u00e9veloppement novateur pour les applications qui requi\u00e8rent une solution \u00e0 deux puces.<\/p>\n","protected":false},"author":22,"featured_media":223220,"comment_status":"closed","ping_status":"closed","sticky":false,"template":"","format":"standard","meta":{"_acf_changed":false,"footnotes":""},"categories":[881],"tags":[],"domains":[47],"ppma_author":[1149],"class_list":["post-223219","post","type-post","status-publish","format-standard","has-post-thumbnail","hentry","category-nouveaux-produits","domains-electronique-eci"],"acf":[],"yoast_head":"<title>Kit de d\u00e9veloppement combinant MCU et FPGA ...<\/title>\n<meta name=\"description\" content=\"Silica pr\u00e9sente un kit de d\u00e9veloppement combinant un microcontr\u00f4leur Cortex\u2013M3 et un FPGA Spartan-6 sur le m\u00eame circuit. Cette nouvelle carte,...\" \/>\n<meta name=\"robots\" content=\"index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1\" \/>\n<link rel=\"canonical\" href=\"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/posts\/223219\/\" \/>\n<meta property=\"og:locale\" content=\"fr_FR\" \/>\n<meta property=\"og:type\" content=\"article\" \/>\n<meta property=\"og:title\" content=\"Kit de d\u00e9veloppement combinant MCU et FPGA\" \/>\n<meta property=\"og:description\" content=\"Silica pr\u00e9sente un kit de d\u00e9veloppement combinant un microcontr\u00f4leur Cortex\u2013M3 et un FPGA Spartan-6 sur le m\u00eame circuit. Cette nouvelle carte, baptis\u00e9e Xynergy offre aux ing\u00e9nieurs un environnement de d\u00e9veloppement novateur pour les applications qui requi\u00e8rent une solution \u00e0 deux puces.\" \/>\n<meta property=\"og:url\" content=\"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/posts\/223219\/\" \/>\n<meta property=\"og:site_name\" content=\"EENewsEurope\" \/>\n<meta property=\"article:published_time\" content=\"2011-12-18T23:00:00+00:00\" \/>\n<meta property=\"og:image\" content=\"https:\/\/www.ecinews.fr\/wp-content\/uploads\/import\/default\/files\/import\/eci3021_silica.jpg\" \/>\n\t<meta property=\"og:image:width\" content=\"1821\" \/>\n\t<meta property=\"og:image:height\" content=\"1410\" \/>\n\t<meta property=\"og:image:type\" content=\"image\/jpeg\" \/>\n<meta name=\"author\" content=\"eeNews Europe\" \/>\n<meta name=\"twitter:card\" content=\"summary_large_image\" \/>\n<meta name=\"twitter:label1\" content=\"Written by\" \/>\n\t<meta name=\"twitter:data1\" content=\"eeNews Europe\" \/>\n\t<meta name=\"twitter:label2\" content=\"Est. reading time\" \/>\n\t<meta name=\"twitter:data2\" content=\"2 minutes\" \/>\n<script type=\"application\/ld+json\" class=\"yoast-schema-graph\">{\"@context\":\"https:\/\/schema.org\",\"@graph\":[{\"@type\":\"Article\",\"@id\":\"https:\/\/www.ecinews.fr\/fr\/kit-de-developpement-combinant-mcu-et-fpga\/#article\",\"isPartOf\":{\"@id\":\"https:\/\/www.ecinews.fr\/fr\/kit-de-developpement-combinant-mcu-et-fpga\/\"},\"author\":{\"name\":\"eeNews Europe\",\"@id\":\"https:\/\/www.ecinews.fr\/fr\/#\/schema\/person\/9eff4051fa9dac8230052de45e32b0f4\"},\"headline\":\"Kit de d\u00e9veloppement combinant MCU et FPGA\",\"datePublished\":\"2011-12-18T23:00:00+00:00\",\"dateModified\":\"2011-12-18T23:00:00+00:00\",\"mainEntityOfPage\":{\"@id\":\"https:\/\/www.ecinews.fr\/fr\/kit-de-developpement-combinant-mcu-et-fpga\/\"},\"wordCount\":335,\"publisher\":{\"@id\":\"https:\/\/www.ecinews.fr\/fr\/#organization\"},\"articleSection\":[\"Nouveaux produits\"],\"inLanguage\":\"fr-FR\"},{\"@type\":\"WebPage\",\"@id\":\"https:\/\/www.ecinews.fr\/fr\/kit-de-developpement-combinant-mcu-et-fpga\/\",\"url\":\"https:\/\/www.ecinews.fr\/fr\/kit-de-developpement-combinant-mcu-et-fpga\/\",\"name\":\"Kit de d\u00e9veloppement combinant MCU et FPGA -\",\"isPartOf\":{\"@id\":\"https:\/\/www.ecinews.fr\/fr\/#website\"},\"datePublished\":\"2011-12-18T23:00:00+00:00\",\"dateModified\":\"2011-12-18T23:00:00+00:00\",\"breadcrumb\":{\"@id\":\"https:\/\/www.ecinews.fr\/fr\/kit-de-developpement-combinant-mcu-et-fpga\/#breadcrumb\"},\"inLanguage\":\"fr-FR\",\"potentialAction\":[{\"@type\":\"ReadAction\",\"target\":[\"https:\/\/www.ecinews.fr\/fr\/kit-de-developpement-combinant-mcu-et-fpga\/\"]}]},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\/\/www.ecinews.fr\/fr\/kit-de-developpement-combinant-mcu-et-fpga\/#breadcrumb\",\"itemListElement\":[{\"@type\":\"ListItem\",\"position\":1,\"name\":\"Home\",\"item\":\"https:\/\/www.ecinews.fr\/fr\/\"},{\"@type\":\"ListItem\",\"position\":2,\"name\":\"Kit de d\u00e9veloppement combinant MCU et FPGA\"}]},{\"@type\":\"WebSite\",\"@id\":\"https:\/\/www.ecinews.fr\/fr\/#website\",\"url\":\"https:\/\/www.ecinews.fr\/fr\/\",\"name\":\"EENewsEurope\",\"description\":\"Just another WordPress site\",\"publisher\":{\"@id\":\"https:\/\/www.ecinews.fr\/fr\/#organization\"},\"potentialAction\":[{\"@type\":\"SearchAction\",\"target\":{\"@type\":\"EntryPoint\",\"urlTemplate\":\"https:\/\/www.ecinews.fr\/fr\/?s={search_term_string}\"},\"query-input\":\"required name=search_term_string\"}],\"inLanguage\":\"fr-FR\"},{\"@type\":\"Organization\",\"@id\":\"https:\/\/www.ecinews.fr\/fr\/#organization\",\"name\":\"EENewsEurope\",\"url\":\"https:\/\/www.ecinews.fr\/fr\/\",\"logo\":{\"@type\":\"ImageObject\",\"inLanguage\":\"fr-FR\",\"@id\":\"https:\/\/www.ecinews.fr\/fr\/#\/schema\/logo\/image\/\",\"url\":\"https:\/\/www.ecinews.fr\/wp-content\/uploads\/2022\/02\/logo-1.jpg\",\"contentUrl\":\"https:\/\/www.ecinews.fr\/wp-content\/uploads\/2022\/02\/logo-1.jpg\",\"width\":283,\"height\":113,\"caption\":\"EENewsEurope\"},\"image\":{\"@id\":\"https:\/\/www.ecinews.fr\/fr\/#\/schema\/logo\/image\/\"}},{\"@type\":\"Person\",\"@id\":\"https:\/\/www.ecinews.fr\/fr\/#\/schema\/person\/9eff4051fa9dac8230052de45e32b0f4\",\"name\":\"eeNews Europe\",\"image\":{\"@type\":\"ImageObject\",\"inLanguage\":\"fr-FR\",\"@id\":\"https:\/\/www.ecinews.fr\/fr\/#\/schema\/person\/image\/fae8f0cb15861c4ae0ed4872e2c9fc22\",\"url\":\"https:\/\/secure.gravatar.com\/avatar\/5081509054e28b04ecd976976e723ce0?s=96&d=mm&r=g\",\"contentUrl\":\"https:\/\/secure.gravatar.com\/avatar\/5081509054e28b04ecd976976e723ce0?s=96&d=mm&r=g\",\"caption\":\"eeNews Europe\"}}]}<\/script>","yoast_head_json":{"title":"Kit de d\u00e9veloppement combinant MCU et FPGA ...","description":"Silica pr\u00e9sente un kit de d\u00e9veloppement combinant un microcontr\u00f4leur Cortex\u2013M3 et un FPGA Spartan-6 sur le m\u00eame circuit. Cette nouvelle carte,...","robots":{"index":"index","follow":"follow","max-snippet":"max-snippet:-1","max-image-preview":"max-image-preview:large","max-video-preview":"max-video-preview:-1"},"canonical":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/posts\/223219\/","og_locale":"fr_FR","og_type":"article","og_title":"Kit de d\u00e9veloppement combinant MCU et FPGA","og_description":"Silica pr\u00e9sente un kit de d\u00e9veloppement combinant un microcontr\u00f4leur Cortex\u2013M3 et un FPGA Spartan-6 sur le m\u00eame circuit. Cette nouvelle carte, baptis\u00e9e Xynergy offre aux ing\u00e9nieurs un environnement de d\u00e9veloppement novateur pour les applications qui requi\u00e8rent une solution \u00e0 deux puces.","og_url":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/posts\/223219\/","og_site_name":"EENewsEurope","article_published_time":"2011-12-18T23:00:00+00:00","og_image":[{"width":1821,"height":1410,"url":"https:\/\/www.ecinews.fr\/wp-content\/uploads\/import\/default\/files\/import\/eci3021_silica.jpg","type":"image\/jpeg"}],"author":"eeNews Europe","twitter_card":"summary_large_image","twitter_misc":{"Written by":"eeNews Europe","Est. reading time":"2 minutes"},"schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":"Article","@id":"https:\/\/www.ecinews.fr\/fr\/kit-de-developpement-combinant-mcu-et-fpga\/#article","isPartOf":{"@id":"https:\/\/www.ecinews.fr\/fr\/kit-de-developpement-combinant-mcu-et-fpga\/"},"author":{"name":"eeNews Europe","@id":"https:\/\/www.ecinews.fr\/fr\/#\/schema\/person\/9eff4051fa9dac8230052de45e32b0f4"},"headline":"Kit de d\u00e9veloppement combinant MCU et FPGA","datePublished":"2011-12-18T23:00:00+00:00","dateModified":"2011-12-18T23:00:00+00:00","mainEntityOfPage":{"@id":"https:\/\/www.ecinews.fr\/fr\/kit-de-developpement-combinant-mcu-et-fpga\/"},"wordCount":335,"publisher":{"@id":"https:\/\/www.ecinews.fr\/fr\/#organization"},"articleSection":["Nouveaux produits"],"inLanguage":"fr-FR"},{"@type":"WebPage","@id":"https:\/\/www.ecinews.fr\/fr\/kit-de-developpement-combinant-mcu-et-fpga\/","url":"https:\/\/www.ecinews.fr\/fr\/kit-de-developpement-combinant-mcu-et-fpga\/","name":"Kit de d\u00e9veloppement combinant MCU et FPGA -","isPartOf":{"@id":"https:\/\/www.ecinews.fr\/fr\/#website"},"datePublished":"2011-12-18T23:00:00+00:00","dateModified":"2011-12-18T23:00:00+00:00","breadcrumb":{"@id":"https:\/\/www.ecinews.fr\/fr\/kit-de-developpement-combinant-mcu-et-fpga\/#breadcrumb"},"inLanguage":"fr-FR","potentialAction":[{"@type":"ReadAction","target":["https:\/\/www.ecinews.fr\/fr\/kit-de-developpement-combinant-mcu-et-fpga\/"]}]},{"@type":"BreadcrumbList","@id":"https:\/\/www.ecinews.fr\/fr\/kit-de-developpement-combinant-mcu-et-fpga\/#breadcrumb","itemListElement":[{"@type":"ListItem","position":1,"name":"Home","item":"https:\/\/www.ecinews.fr\/fr\/"},{"@type":"ListItem","position":2,"name":"Kit de d\u00e9veloppement combinant MCU et FPGA"}]},{"@type":"WebSite","@id":"https:\/\/www.ecinews.fr\/fr\/#website","url":"https:\/\/www.ecinews.fr\/fr\/","name":"EENewsEurope","description":"Just another WordPress site","publisher":{"@id":"https:\/\/www.ecinews.fr\/fr\/#organization"},"potentialAction":[{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"https:\/\/www.ecinews.fr\/fr\/?s={search_term_string}"},"query-input":"required name=search_term_string"}],"inLanguage":"fr-FR"},{"@type":"Organization","@id":"https:\/\/www.ecinews.fr\/fr\/#organization","name":"EENewsEurope","url":"https:\/\/www.ecinews.fr\/fr\/","logo":{"@type":"ImageObject","inLanguage":"fr-FR","@id":"https:\/\/www.ecinews.fr\/fr\/#\/schema\/logo\/image\/","url":"https:\/\/www.ecinews.fr\/wp-content\/uploads\/2022\/02\/logo-1.jpg","contentUrl":"https:\/\/www.ecinews.fr\/wp-content\/uploads\/2022\/02\/logo-1.jpg","width":283,"height":113,"caption":"EENewsEurope"},"image":{"@id":"https:\/\/www.ecinews.fr\/fr\/#\/schema\/logo\/image\/"}},{"@type":"Person","@id":"https:\/\/www.ecinews.fr\/fr\/#\/schema\/person\/9eff4051fa9dac8230052de45e32b0f4","name":"eeNews Europe","image":{"@type":"ImageObject","inLanguage":"fr-FR","@id":"https:\/\/www.ecinews.fr\/fr\/#\/schema\/person\/image\/fae8f0cb15861c4ae0ed4872e2c9fc22","url":"https:\/\/secure.gravatar.com\/avatar\/5081509054e28b04ecd976976e723ce0?s=96&d=mm&r=g","contentUrl":"https:\/\/secure.gravatar.com\/avatar\/5081509054e28b04ecd976976e723ce0?s=96&d=mm&r=g","caption":"eeNews Europe"}}]}},"authors":[{"term_id":1149,"user_id":22,"is_guest":0,"slug":"eenews-europe","display_name":"eeNews Europe","avatar_url":"https:\/\/secure.gravatar.com\/avatar\/5081509054e28b04ecd976976e723ce0?s=96&d=mm&r=g","0":null,"1":"","2":"","3":"","4":"","5":"","6":"","7":"","8":""}],"_links":{"self":[{"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/posts\/223219"}],"collection":[{"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/users\/22"}],"replies":[{"embeddable":true,"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/comments?post=223219"}],"version-history":[{"count":0,"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/posts\/223219\/revisions"}],"wp:featuredmedia":[{"embeddable":true,"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/media\/223220"}],"wp:attachment":[{"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/media?parent=223219"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/categories?post=223219"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/tags?post=223219"},{"taxonomy":"domains","embeddable":true,"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/domains?post=223219"},{"taxonomy":"author","embeddable":true,"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/ppma_author?post=223219"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}