{"id":154932,"date":"2021-12-01T23:01:54","date_gmt":"2021-12-01T23:01:54","guid":{"rendered":"https:\/\/\/microchip-propose-un-deuxieme-outil-de-developpement-pour-son-soc-fpga-polarfire-risc-v-basse-consommation\/"},"modified":"2021-12-01T23:01:54","modified_gmt":"2021-12-01T23:01:54","slug":"microchip-propose-un-deuxieme-outil-de-developpement-pour-son-soc-fpga-polarfire-risc-v-basse-consommation","status":"publish","type":"post","link":"https:\/\/www.ecinews.fr\/fr\/microchip-propose-un-deuxieme-outil-de-developpement-pour-son-soc-fpga-polarfire-risc-v-basse-consommation\/","title":{"rendered":"Microchip propose un deuxi\u00e8me outil de d\u00e9veloppement pour son SoC FPGA PolarFire RISC-V basse consommation"},"content":{"rendered":"<p>La plateforme de d\u00e9veloppement Smart Embedded Vision de Microchip s&rsquo;ajoute au kit de d\u00e9veloppement logiciel (SDK) et \u00e0 l&rsquo;IP VectorBlox pr\u00e9c\u00e9demment annonc\u00e9s par la soci\u00e9t\u00e9 et permettant d\u2019utiliser des dispositifs PolarFire pour programmer un r\u00e9seau neuronal entra\u00een\u00e9, sans disposer d\u2019expertise pr\u00e9alable sur les FPGA. Cette derni\u00e8re offre simplifie le d\u00e9veloppement de solutions d\u2019Edge computing dans les environnements thermiquement difficiles, caract\u00e9ristiques des applications IIoT et de l&rsquo;automatisation industrielle. L&rsquo;IP, le mat\u00e9riel et les outils de la plateforme pour ces solutions comprennent&nbsp;:<\/p>\n<p>\u00b7&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Embedded Vision &#8211; Prend en charge les \u00e9l\u00e9ments suivants&nbsp;: deux cam\u00e9ras MIPI CSI-2 4K&nbsp;; HDMI\u00ae 2.0 avec extension bas\u00e9e sur la carte mezzanine FPGA (FMC)&nbsp;; CoaXPress 2.0&nbsp;; SDI (6&nbsp;Gbits\/s et 12&nbsp;Gbits\/s)&nbsp;; interface USXGMII (Universal Serial 10 GE Media Independent Interface) MAC IP avec auton\u00e9gociation&nbsp;; et protocoles USB 3.1 Gen&nbsp;1 et Gen&nbsp;2.<\/p>\n<p>\u00b7&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; IIoT et automatisation industrielle &#8211; Permet&nbsp;: Wi-Fi\/Bluetooth&nbsp;; USB 2.0&nbsp;; carte SD&nbsp;; Embedded MultiMediaCard (eMMC)&nbsp;; fonctionnalit\u00e9 port racine et terminaison PCIe tout-int\u00e9gr\u00e9e, configur\u00e9e pour quatre voies&nbsp;; et connecteur mikroBUS utilisable avec la plateforme Trust&amp;GO de Microchip pour une connectivit\u00e9 Cloud s\u00e9curis\u00e9e.<\/p>\n<p>La plateforme prend en charge <a href=\"https:\/\/www.microchip.com\/design-centers\/fpgas-and-plds\/fpga-design-resources\/mi-v-partner-ecosystem\" target=\"_blank\" rel=\"noopener\">l\u2019\u00e9cosyst\u00e8me Mi-V RISC-V<\/a> de Microchip, y compris les outils de d\u00e9veloppement d&rsquo;AdaCore, Green Hills Software, Mentor Graphics et Wind River. Des solutions RTOS commerciales sont disponibles, notamment VxWorks et Nucleus, ainsi que des solutions gratuites, notamment Zephyr et FreeRTOS. Des solutions middleware sont disponibles aupr\u00e8s de DornerWorks, Hex Five et Veridify Security.<\/p>\n<p>Les SoC FPGA PolarFire Microchip combinent efficacit\u00e9 thermique et s\u00e9curit\u00e9 de niveau d\u00e9fense, pour des syst\u00e8mes intelligents et connect\u00e9s avec une consommation d&rsquo;\u00e9nergie deux fois plus basse que celle des solutions alternatives. Le SoC PolarFire et la plateforme Smart Embedded Vision offrent aux concepteurs le choix entre Edge computing s\u2019appuyant sur un syst\u00e8me d&rsquo;exploitation riche, temps r\u00e9el pur et dur avec une grande m\u00e9moire de 2&nbsp;Mo, et temps r\u00e9el mixte avec prise en charge d&rsquo;un syst\u00e8me d&rsquo;exploitation riche. Les utilisateurs peuvent se familiariser avec une plateforme et servir trois applications.<\/p>\n<p><a href=\"http:\/\/www.microchip.com\" target=\"_blank\" rel=\"noopener\">www.microchip.com<\/a><\/p>\n<p>&nbsp;<\/p>\n<p>&nbsp;<\/p>\n<p>&nbsp;<\/p>\n","protected":false},"excerpt":{"rendered":"<p>Dans le cadre de son programme Smart Embedded Vision pour les concepteurs utilisant son syst\u00e8me sur puce (SoC) \u00e0 r\u00e9seau de portes programmables sur site (FPGA) PolarFire RISC-V, Microchip Technology a annonc\u00e9 une deuxi\u00e8me offre d&rsquo;outil de d\u00e9veloppement. SoC FPGA offrant la plus faible consommation de sa cat\u00e9gorie, le dispositif PolarFire est le seul dispositif milieu de gamme pouvant prendre en charge simultan\u00e9ment un double traitement vid\u00e9o 4K et des processeurs RISC-V \u00e0 4 c\u0153urs capables de faire tourner simultan\u00e9ment un syst\u00e8me d&rsquo;exploitation temps-r\u00e9el (RTOS) et des syst\u00e8mes d&rsquo;exploitation complexes comme Linux. <\/p>\n","protected":false},"author":9,"featured_media":154933,"comment_status":"closed","ping_status":"closed","sticky":false,"template":"","format":"standard","meta":{"_acf_changed":false,"footnotes":""},"categories":[881],"tags":[],"domains":[47],"ppma_author":[1141],"class_list":["post-154932","post","type-post","status-publish","format-standard","has-post-thumbnail","hentry","category-nouveaux-produits","domains-electronique-eci"],"acf":[],"yoast_head":"<title>Microchip propose un deuxi\u00e8me outil de d\u00e9veloppement pour son...<\/title>\n<meta name=\"description\" content=\"Dans le cadre de son programme Smart Embedded Vision pour les concepteurs utilisant son syst\u00e8me sur puce (SoC) \u00e0 r\u00e9seau de portes programmables sur site...\" \/>\n<meta name=\"robots\" content=\"index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1\" \/>\n<link rel=\"canonical\" href=\"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/posts\/154932\/\" \/>\n<meta property=\"og:locale\" content=\"fr_FR\" \/>\n<meta property=\"og:type\" content=\"article\" \/>\n<meta property=\"og:title\" content=\"Microchip propose un deuxi\u00e8me outil de d\u00e9veloppement pour son SoC FPGA PolarFire RISC-V basse consommation\" \/>\n<meta property=\"og:description\" content=\"Dans le cadre de son programme Smart Embedded Vision pour les concepteurs utilisant son syst\u00e8me sur puce (SoC) \u00e0 r\u00e9seau de portes programmables sur site (FPGA) PolarFire RISC-V, Microchip Technology a annonc\u00e9 une deuxi\u00e8me offre d&#039;outil de d\u00e9veloppement. SoC FPGA offrant la plus faible consommation de sa cat\u00e9gorie, le dispositif PolarFire est le seul dispositif milieu de gamme pouvant prendre en charge simultan\u00e9ment un double traitement vid\u00e9o 4K et des processeurs RISC-V \u00e0 4 c\u0153urs capables de faire tourner simultan\u00e9ment un syst\u00e8me d&#039;exploitation temps-r\u00e9el (RTOS) et des syst\u00e8mes d&#039;exploitation complexes comme Linux.\" \/>\n<meta property=\"og:url\" content=\"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/posts\/154932\/\" \/>\n<meta property=\"og:site_name\" content=\"EENewsEurope\" \/>\n<meta property=\"article:published_time\" content=\"2021-12-01T23:01:54+00:00\" \/>\n<meta property=\"og:image\" content=\"https:\/\/www.ecinews.fr\/wp-content\/uploads\/import\/default\/files\/sites\/default\/files\/images\/eci9901_microchip-scaled.jpg\" \/>\n\t<meta property=\"og:image:width\" content=\"2560\" \/>\n\t<meta property=\"og:image:height\" content=\"1422\" \/>\n\t<meta property=\"og:image:type\" content=\"image\/jpeg\" \/>\n<meta name=\"author\" content=\"Alain Dieul\" \/>\n<meta name=\"twitter:card\" content=\"summary_large_image\" \/>\n<meta name=\"twitter:label1\" content=\"Written by\" \/>\n\t<meta name=\"twitter:data1\" content=\"Alain Dieul\" \/>\n\t<meta name=\"twitter:label2\" content=\"Est. reading time\" \/>\n\t<meta name=\"twitter:data2\" content=\"2 minutes\" \/>\n<script type=\"application\/ld+json\" class=\"yoast-schema-graph\">{\"@context\":\"https:\/\/schema.org\",\"@graph\":[{\"@type\":\"Article\",\"@id\":\"https:\/\/www.ecinews.fr\/fr\/microchip-propose-un-deuxieme-outil-de-developpement-pour-son-soc-fpga-polarfire-risc-v-basse-consommation\/#article\",\"isPartOf\":{\"@id\":\"https:\/\/www.ecinews.fr\/fr\/microchip-propose-un-deuxieme-outil-de-developpement-pour-son-soc-fpga-polarfire-risc-v-basse-consommation\/\"},\"author\":{\"name\":\"Alain Dieul\",\"@id\":\"https:\/\/www.eenewseurope.com\/en\/#\/schema\/person\/568c789a4794bd460460501ba91f5daf\"},\"headline\":\"Microchip propose un deuxi\u00e8me outil de d\u00e9veloppement pour son SoC FPGA PolarFire RISC-V basse consommation\",\"datePublished\":\"2021-12-01T23:01:54+00:00\",\"dateModified\":\"2021-12-01T23:01:54+00:00\",\"mainEntityOfPage\":{\"@id\":\"https:\/\/www.ecinews.fr\/fr\/microchip-propose-un-deuxieme-outil-de-developpement-pour-son-soc-fpga-polarfire-risc-v-basse-consommation\/\"},\"wordCount\":418,\"publisher\":{\"@id\":\"https:\/\/www.eenewseurope.com\/en\/#organization\"},\"articleSection\":[\"Nouveaux produits\"],\"inLanguage\":\"fr-FR\"},{\"@type\":\"WebPage\",\"@id\":\"https:\/\/www.ecinews.fr\/fr\/microchip-propose-un-deuxieme-outil-de-developpement-pour-son-soc-fpga-polarfire-risc-v-basse-consommation\/\",\"url\":\"https:\/\/www.ecinews.fr\/fr\/microchip-propose-un-deuxieme-outil-de-developpement-pour-son-soc-fpga-polarfire-risc-v-basse-consommation\/\",\"name\":\"Microchip propose un deuxi\u00e8me outil de d\u00e9veloppement pour son SoC FPGA PolarFire RISC-V basse consommation -\",\"isPartOf\":{\"@id\":\"https:\/\/www.eenewseurope.com\/en\/#website\"},\"datePublished\":\"2021-12-01T23:01:54+00:00\",\"dateModified\":\"2021-12-01T23:01:54+00:00\",\"breadcrumb\":{\"@id\":\"https:\/\/www.ecinews.fr\/fr\/microchip-propose-un-deuxieme-outil-de-developpement-pour-son-soc-fpga-polarfire-risc-v-basse-consommation\/#breadcrumb\"},\"inLanguage\":\"fr-FR\",\"potentialAction\":[{\"@type\":\"ReadAction\",\"target\":[\"https:\/\/www.ecinews.fr\/fr\/microchip-propose-un-deuxieme-outil-de-developpement-pour-son-soc-fpga-polarfire-risc-v-basse-consommation\/\"]}]},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\/\/www.ecinews.fr\/fr\/microchip-propose-un-deuxieme-outil-de-developpement-pour-son-soc-fpga-polarfire-risc-v-basse-consommation\/#breadcrumb\",\"itemListElement\":[{\"@type\":\"ListItem\",\"position\":1,\"name\":\"Home\",\"item\":\"https:\/\/www.ecinews.fr\/fr\/\"},{\"@type\":\"ListItem\",\"position\":2,\"name\":\"Microchip propose un deuxi\u00e8me outil de d\u00e9veloppement pour son SoC FPGA PolarFire RISC-V basse consommation\"}]},{\"@type\":\"WebSite\",\"@id\":\"https:\/\/www.eenewseurope.com\/en\/#website\",\"url\":\"https:\/\/www.eenewseurope.com\/en\/\",\"name\":\"EENewsEurope\",\"description\":\"Just another WordPress site\",\"publisher\":{\"@id\":\"https:\/\/www.eenewseurope.com\/en\/#organization\"},\"potentialAction\":[{\"@type\":\"SearchAction\",\"target\":{\"@type\":\"EntryPoint\",\"urlTemplate\":\"https:\/\/www.eenewseurope.com\/en\/?s={search_term_string}\"},\"query-input\":\"required name=search_term_string\"}],\"inLanguage\":\"fr-FR\"},{\"@type\":\"Organization\",\"@id\":\"https:\/\/www.eenewseurope.com\/en\/#organization\",\"name\":\"EENewsEurope\",\"url\":\"https:\/\/www.eenewseurope.com\/en\/\",\"logo\":{\"@type\":\"ImageObject\",\"inLanguage\":\"fr-FR\",\"@id\":\"https:\/\/www.eenewseurope.com\/en\/#\/schema\/logo\/image\/\",\"url\":\"https:\/\/www.ecinews.fr\/wp-content\/uploads\/2022\/02\/logo-1.jpg\",\"contentUrl\":\"https:\/\/www.ecinews.fr\/wp-content\/uploads\/2022\/02\/logo-1.jpg\",\"width\":283,\"height\":113,\"caption\":\"EENewsEurope\"},\"image\":{\"@id\":\"https:\/\/www.eenewseurope.com\/en\/#\/schema\/logo\/image\/\"}},{\"@type\":\"Person\",\"@id\":\"https:\/\/www.eenewseurope.com\/en\/#\/schema\/person\/568c789a4794bd460460501ba91f5daf\",\"name\":\"Alain Dieul\",\"image\":{\"@type\":\"ImageObject\",\"inLanguage\":\"fr-FR\",\"@id\":\"https:\/\/www.eenewseurope.com\/en\/#\/schema\/person\/image\/6d32dc651fbcef3b338066625b118364\",\"url\":\"https:\/\/secure.gravatar.com\/avatar\/93708ec89b35deb10f4cfbfe144b4e07?s=96&d=mm&r=g\",\"contentUrl\":\"https:\/\/secure.gravatar.com\/avatar\/93708ec89b35deb10f4cfbfe144b4e07?s=96&d=mm&r=g\",\"caption\":\"Alain Dieul\"}}]}<\/script>","yoast_head_json":{"title":"Microchip propose un deuxi\u00e8me outil de d\u00e9veloppement pour son...","description":"Dans le cadre de son programme Smart Embedded Vision pour les concepteurs utilisant son syst\u00e8me sur puce (SoC) \u00e0 r\u00e9seau de portes programmables sur site...","robots":{"index":"index","follow":"follow","max-snippet":"max-snippet:-1","max-image-preview":"max-image-preview:large","max-video-preview":"max-video-preview:-1"},"canonical":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/posts\/154932\/","og_locale":"fr_FR","og_type":"article","og_title":"Microchip propose un deuxi\u00e8me outil de d\u00e9veloppement pour son SoC FPGA PolarFire RISC-V basse consommation","og_description":"Dans le cadre de son programme Smart Embedded Vision pour les concepteurs utilisant son syst\u00e8me sur puce (SoC) \u00e0 r\u00e9seau de portes programmables sur site (FPGA) PolarFire RISC-V, Microchip Technology a annonc\u00e9 une deuxi\u00e8me offre d'outil de d\u00e9veloppement. SoC FPGA offrant la plus faible consommation de sa cat\u00e9gorie, le dispositif PolarFire est le seul dispositif milieu de gamme pouvant prendre en charge simultan\u00e9ment un double traitement vid\u00e9o 4K et des processeurs RISC-V \u00e0 4 c\u0153urs capables de faire tourner simultan\u00e9ment un syst\u00e8me d'exploitation temps-r\u00e9el (RTOS) et des syst\u00e8mes d'exploitation complexes comme Linux.","og_url":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/posts\/154932\/","og_site_name":"EENewsEurope","article_published_time":"2021-12-01T23:01:54+00:00","og_image":[{"width":2560,"height":1422,"url":"https:\/\/www.ecinews.fr\/wp-content\/uploads\/import\/default\/files\/sites\/default\/files\/images\/eci9901_microchip-scaled.jpg","type":"image\/jpeg"}],"author":"Alain Dieul","twitter_card":"summary_large_image","twitter_misc":{"Written by":"Alain Dieul","Est. reading time":"2 minutes"},"schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":"Article","@id":"https:\/\/www.ecinews.fr\/fr\/microchip-propose-un-deuxieme-outil-de-developpement-pour-son-soc-fpga-polarfire-risc-v-basse-consommation\/#article","isPartOf":{"@id":"https:\/\/www.ecinews.fr\/fr\/microchip-propose-un-deuxieme-outil-de-developpement-pour-son-soc-fpga-polarfire-risc-v-basse-consommation\/"},"author":{"name":"Alain Dieul","@id":"https:\/\/www.eenewseurope.com\/en\/#\/schema\/person\/568c789a4794bd460460501ba91f5daf"},"headline":"Microchip propose un deuxi\u00e8me outil de d\u00e9veloppement pour son SoC FPGA PolarFire RISC-V basse consommation","datePublished":"2021-12-01T23:01:54+00:00","dateModified":"2021-12-01T23:01:54+00:00","mainEntityOfPage":{"@id":"https:\/\/www.ecinews.fr\/fr\/microchip-propose-un-deuxieme-outil-de-developpement-pour-son-soc-fpga-polarfire-risc-v-basse-consommation\/"},"wordCount":418,"publisher":{"@id":"https:\/\/www.eenewseurope.com\/en\/#organization"},"articleSection":["Nouveaux produits"],"inLanguage":"fr-FR"},{"@type":"WebPage","@id":"https:\/\/www.ecinews.fr\/fr\/microchip-propose-un-deuxieme-outil-de-developpement-pour-son-soc-fpga-polarfire-risc-v-basse-consommation\/","url":"https:\/\/www.ecinews.fr\/fr\/microchip-propose-un-deuxieme-outil-de-developpement-pour-son-soc-fpga-polarfire-risc-v-basse-consommation\/","name":"Microchip propose un deuxi\u00e8me outil de d\u00e9veloppement pour son SoC FPGA PolarFire RISC-V basse consommation -","isPartOf":{"@id":"https:\/\/www.eenewseurope.com\/en\/#website"},"datePublished":"2021-12-01T23:01:54+00:00","dateModified":"2021-12-01T23:01:54+00:00","breadcrumb":{"@id":"https:\/\/www.ecinews.fr\/fr\/microchip-propose-un-deuxieme-outil-de-developpement-pour-son-soc-fpga-polarfire-risc-v-basse-consommation\/#breadcrumb"},"inLanguage":"fr-FR","potentialAction":[{"@type":"ReadAction","target":["https:\/\/www.ecinews.fr\/fr\/microchip-propose-un-deuxieme-outil-de-developpement-pour-son-soc-fpga-polarfire-risc-v-basse-consommation\/"]}]},{"@type":"BreadcrumbList","@id":"https:\/\/www.ecinews.fr\/fr\/microchip-propose-un-deuxieme-outil-de-developpement-pour-son-soc-fpga-polarfire-risc-v-basse-consommation\/#breadcrumb","itemListElement":[{"@type":"ListItem","position":1,"name":"Home","item":"https:\/\/www.ecinews.fr\/fr\/"},{"@type":"ListItem","position":2,"name":"Microchip propose un deuxi\u00e8me outil de d\u00e9veloppement pour son SoC FPGA PolarFire RISC-V basse consommation"}]},{"@type":"WebSite","@id":"https:\/\/www.eenewseurope.com\/en\/#website","url":"https:\/\/www.eenewseurope.com\/en\/","name":"EENewsEurope","description":"Just another WordPress site","publisher":{"@id":"https:\/\/www.eenewseurope.com\/en\/#organization"},"potentialAction":[{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"https:\/\/www.eenewseurope.com\/en\/?s={search_term_string}"},"query-input":"required name=search_term_string"}],"inLanguage":"fr-FR"},{"@type":"Organization","@id":"https:\/\/www.eenewseurope.com\/en\/#organization","name":"EENewsEurope","url":"https:\/\/www.eenewseurope.com\/en\/","logo":{"@type":"ImageObject","inLanguage":"fr-FR","@id":"https:\/\/www.eenewseurope.com\/en\/#\/schema\/logo\/image\/","url":"https:\/\/www.ecinews.fr\/wp-content\/uploads\/2022\/02\/logo-1.jpg","contentUrl":"https:\/\/www.ecinews.fr\/wp-content\/uploads\/2022\/02\/logo-1.jpg","width":283,"height":113,"caption":"EENewsEurope"},"image":{"@id":"https:\/\/www.eenewseurope.com\/en\/#\/schema\/logo\/image\/"}},{"@type":"Person","@id":"https:\/\/www.eenewseurope.com\/en\/#\/schema\/person\/568c789a4794bd460460501ba91f5daf","name":"Alain Dieul","image":{"@type":"ImageObject","inLanguage":"fr-FR","@id":"https:\/\/www.eenewseurope.com\/en\/#\/schema\/person\/image\/6d32dc651fbcef3b338066625b118364","url":"https:\/\/secure.gravatar.com\/avatar\/93708ec89b35deb10f4cfbfe144b4e07?s=96&d=mm&r=g","contentUrl":"https:\/\/secure.gravatar.com\/avatar\/93708ec89b35deb10f4cfbfe144b4e07?s=96&d=mm&r=g","caption":"Alain Dieul"}}]}},"authors":[{"term_id":1141,"user_id":9,"is_guest":0,"slug":"alaindieul","display_name":"Alain Dieul","avatar_url":"https:\/\/secure.gravatar.com\/avatar\/93708ec89b35deb10f4cfbfe144b4e07?s=96&d=mm&r=g","0":null,"1":"","2":"","3":"","4":"","5":"","6":"","7":"","8":""}],"_links":{"self":[{"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/posts\/154932"}],"collection":[{"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/users\/9"}],"replies":[{"embeddable":true,"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/comments?post=154932"}],"version-history":[{"count":0,"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/posts\/154932\/revisions"}],"wp:featuredmedia":[{"embeddable":true,"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/media\/154933"}],"wp:attachment":[{"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/media?parent=154932"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/categories?post=154932"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/tags?post=154932"},{"taxonomy":"domains","embeddable":true,"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/domains?post=154932"},{"taxonomy":"author","embeddable":true,"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/ppma_author?post=154932"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}