{"id":111818,"date":"2018-08-22T15:07:08","date_gmt":"2018-08-22T15:07:08","guid":{"rendered":"https:\/\/\/cpu-single-chip-de-2-7-tflops-pour-intelligence-artificielle-et-hpc\/"},"modified":"2018-08-22T15:07:08","modified_gmt":"2018-08-22T15:07:08","slug":"cpu-single-chip-de-2-7-tflops-pour-intelligence-artificielle-et-hpc","status":"publish","type":"post","link":"https:\/\/www.ecinews.fr\/fr\/cpu-single-chip-de-2-7-tflops-pour-intelligence-artificielle-et-hpc\/","title":{"rendered":"CPU single chip de 2.7 TFLOPS pour Intelligence Artificielle et HPC"},"content":{"rendered":"<p><span id=\"result_box\" lang=\"fr\"><span title=\"Building on over 60 years' worth of Fujitsu-developed microarchitecture, this chip offers peak performance of over 2.7 TFLOPS.\">S&rsquo;appuyant sur plus de 60 ans de microarchitecture d\u00e9velopp\u00e9e par Fujitsu, cette puce offre des performances maximales de plus de 2,7 TFLOPS. <\/span><span title=\"The post-K, which is anticipated to be over 100 times more powerful than the K computer, should start operation around 2021.\n\n\">Le post-K, qui devrait \u00eatre 100 fois plus puissant que l\u2019ordinateur K, devrait \u00eatre op\u00e9rationnel vers 2021.<\/span><\/span><\/p>\n<p><span id=\"result_box\" lang=\"fr\"><span title=\"Fujitsu collaborated with Arm, contributing to the development of the SVE as a lead partner, and adopted the results in the A64FX.\">Fujitsu a collabor\u00e9 avec ARM pour contribuer au d\u00e9veloppement du SVE en tant que partenaire principal, et a adopt\u00e9 les r\u00e9sultats dans l\u2019A64FX. <\/span><span title=\"With hardware technology that draws out the high memory bandwidth of high performance stacked memory, the system can efficiently utilize the CPU's high functional computational processing units, enabling delivery of high application execution performance.\n\n\">Gr\u00e2ce \u00e0 la technologie mat\u00e9rielle qui exploite la bande passante m\u00e9moire \u00e9lev\u00e9e de la m\u00e9moire empil\u00e9e haute performance, le syst\u00e8me peut utiliser efficacement les unit\u00e9s de traitement informatique hautement fonctionnelles du processeur, ce qui permet de fournir des performances d\u2019ex\u00e9cution d\u2019applications tr\u00e8s \u00e9lev\u00e9es.<\/span><\/span><br \/>\n&nbsp;<\/p>\n<p><span lang=\"fr\"><span title=\"The CPUs will be directly connected by the proprietary Tofu interconnect developed for the K computer, improving parallel performance.\">Les processeurs seront directement connect\u00e9s par l&rsquo;interface d&rsquo;interconnexion Tofu d\u00e9velopp\u00e9e pour l&rsquo;ordinateur K, am\u00e9liorant ainsi les performances de calcul parall\u00e8les. <\/span><span title=\"The system can provide a peak double precision (64 bit) floating point operations performance of over 2.7 TFLOPS, with a computational throughput twice that amount for single precision (32 bit), and four times that amount for half precision (16 bit).\n\n\">Le syst\u00e8me peut fournir des performances de pointe en virgule flottante \u00e0 double pr\u00e9cision (64 bits) de plus de 2,7 TFLOPS, avec un d\u00e9bit de calcul deux fois plus \u00e9lev\u00e9 pour une pr\u00e9cision simple (32 bits) et quatre fois plus \u00e9lev\u00e9 pour une demi-pr\u00e9cision (16 bits).<\/span><\/span><\/p>\n<p><img decoding=\"async\" alt=\"\" height=\"191\" data-src=\"http:\/\/www.eenewseurope.com\/sites\/default\/files\/images\/01-picture-library\/eenews\/2018\/2018-08-09-jh-fujitsu2.jpg\" style=\"--smush-placeholder-width: 300px; --smush-placeholder-aspect-ratio: 300\/191;float:right\" width=\"300\" src=\"data:image\/svg+xml;base64,PHN2ZyB3aWR0aD0iMSIgaGVpZ2h0PSIxIiB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciPjwvc3ZnPg==\" class=\"lazyload\" \/><\/p>\n<p>&nbsp;<\/p>\n<p><span lang=\"fr\"><span title=\"In other words, by using single precision or half precision operations, applications can get results even faster.\">En d&rsquo;autres termes, en utilisant des op\u00e9rations \u00e0 simple pr\u00e9cision ou \u00e0 demi-pr\u00e9cision, les applications peuvent obtenir des r\u00e9sultats encore plus rapidement. <\/span><span title=\"Fujitsu has also enhanced computational performance for 16 bit and 8 bit integer operations.\">Fujitsu a \u00e9galement am\u00e9lior\u00e9 les performances de calcul pour les op\u00e9rations sur 16 et 8 bits. <\/span><span title=\"Accordingly, this CPU is suited for a wide range of fields such as big data and AI, not just for the computer simulations at which traditional supercomputers excel.\">Par cons\u00e9quent, ce processeur est adapt\u00e9 \u00e0 un large \u00e9ventail de domaines tels que les donn\u00e9es volumineuses et l&rsquo;IA, et pas seulement pour les simulations informatiques auxquelles les supercalculateurs traditionnels excellent.<\/span><\/span><\/p>\n<p>Fujitsu &#8211;&nbsp;<a href=\"http:\/\/www.fujitsu.com\">www.fujitsu.com<\/a><\/p>\n<p><strong>La r\u00e9daction vous conseille:<\/strong><\/p>\n<p><a href=\"http:\/\/www.electronique-eci.com\/news\/kalray-annonce-le-lancement-de-son-introduction-en-bourse\"><strong>KALRAY annonce le lancement de son introduction en bourse<\/strong><\/a><\/p>\n","protected":false},"excerpt":{"rendered":"<p>Selon la soci\u00e9t\u00e9 japonaise qui l\u2019a con\u00e7u pour \u00eatre utilis\u00e9 dans l\u2019ordinateur post-K, le circuit Fujitsu A64FX est le premier processeur au monde \u00e0 adopter l\u2019extension SVE (Scalable Vector Extension), une extension de l\u2019architecture des jeux d\u2019instructions Armv8-A. Le supercalculateur post-K est d\u00e9velopp\u00e9 par Fujitsu et RIKEN comme successeur \u00e0 l\u2019ordinateur K (meilleures performances HPC en 2011).<\/p>\n","protected":false},"author":22,"featured_media":111819,"comment_status":"closed","ping_status":"closed","sticky":false,"template":"","format":"standard","meta":{"_acf_changed":false,"footnotes":""},"categories":[],"tags":[906,908],"domains":[47],"ppma_author":[1149],"class_list":["post-111818","post","type-post","status-publish","format-standard","has-post-thumbnail","hentry","tag-mpus-mcus-fr","tag-plds-fpgas-asics-fr","domains-electronique-eci"],"acf":[],"yoast_head":"<title>CPU single chip de 2.7 TFLOPS pour Intelligence Artificielle et...<\/title>\n<meta name=\"description\" content=\"Selon la soci\u00e9t\u00e9 japonaise qui l\u2019a con\u00e7u pour \u00eatre utilis\u00e9 dans l\u2019ordinateur post-K, le circuit Fujitsu A64FX est le premier processeur au monde \u00e0...\" \/>\n<meta name=\"robots\" content=\"index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1\" \/>\n<link rel=\"canonical\" href=\"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/posts\/111818\/\" \/>\n<meta property=\"og:locale\" content=\"fr_FR\" \/>\n<meta property=\"og:type\" content=\"article\" \/>\n<meta property=\"og:title\" content=\"CPU single chip de 2.7 TFLOPS pour Intelligence Artificielle et HPC\" \/>\n<meta property=\"og:description\" content=\"Selon la soci\u00e9t\u00e9 japonaise qui l\u2019a con\u00e7u pour \u00eatre utilis\u00e9 dans l\u2019ordinateur post-K, le circuit Fujitsu A64FX est le premier processeur au monde \u00e0 adopter l\u2019extension SVE (Scalable Vector Extension), une extension de l\u2019architecture des jeux d\u2019instructions Armv8-A. Le supercalculateur post-K est d\u00e9velopp\u00e9 par Fujitsu et RIKEN comme successeur \u00e0 l\u2019ordinateur K (meilleures performances HPC en 2011).\" \/>\n<meta property=\"og:url\" content=\"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/posts\/111818\/\" \/>\n<meta property=\"og:site_name\" content=\"EENewsEurope\" \/>\n<meta property=\"article:published_time\" content=\"2018-08-22T15:07:08+00:00\" \/>\n<meta property=\"og:image\" content=\"https:\/\/www.ecinews.fr\/wp-content\/uploads\/import\/default\/files\/sites\/default\/files\/images\/2018-08-09-jh-fujitsu.jpg\" \/>\n\t<meta property=\"og:image:width\" content=\"493\" \/>\n\t<meta property=\"og:image:height\" content=\"370\" \/>\n\t<meta property=\"og:image:type\" content=\"image\/jpeg\" \/>\n<meta name=\"author\" content=\"eeNews Europe\" \/>\n<meta name=\"twitter:card\" content=\"summary_large_image\" \/>\n<meta name=\"twitter:label1\" content=\"Written by\" \/>\n\t<meta name=\"twitter:data1\" content=\"eeNews Europe\" \/>\n\t<meta name=\"twitter:label2\" content=\"Est. reading time\" \/>\n\t<meta name=\"twitter:data2\" content=\"1 minute\" \/>\n<script type=\"application\/ld+json\" class=\"yoast-schema-graph\">{\"@context\":\"https:\/\/schema.org\",\"@graph\":[{\"@type\":\"Article\",\"@id\":\"https:\/\/www.ecinews.fr\/fr\/cpu-single-chip-de-2-7-tflops-pour-intelligence-artificielle-et-hpc\/#article\",\"isPartOf\":{\"@id\":\"https:\/\/www.ecinews.fr\/fr\/cpu-single-chip-de-2-7-tflops-pour-intelligence-artificielle-et-hpc\/\"},\"author\":{\"name\":\"eeNews Europe\",\"@id\":\"https:\/\/www.ecinews.fr\/fr\/#\/schema\/person\/9eff4051fa9dac8230052de45e32b0f4\"},\"headline\":\"CPU single chip de 2.7 TFLOPS pour Intelligence Artificielle et HPC\",\"datePublished\":\"2018-08-22T15:07:08+00:00\",\"dateModified\":\"2018-08-22T15:07:08+00:00\",\"mainEntityOfPage\":{\"@id\":\"https:\/\/www.ecinews.fr\/fr\/cpu-single-chip-de-2-7-tflops-pour-intelligence-artificielle-et-hpc\/\"},\"wordCount\":302,\"publisher\":{\"@id\":\"https:\/\/www.ecinews.fr\/fr\/#organization\"},\"keywords\":[\"MPUs\/MCUs\",\"PLDs\/FPGAs\/ASICs\"],\"inLanguage\":\"fr-FR\"},{\"@type\":\"WebPage\",\"@id\":\"https:\/\/www.ecinews.fr\/fr\/cpu-single-chip-de-2-7-tflops-pour-intelligence-artificielle-et-hpc\/\",\"url\":\"https:\/\/www.ecinews.fr\/fr\/cpu-single-chip-de-2-7-tflops-pour-intelligence-artificielle-et-hpc\/\",\"name\":\"CPU single chip de 2.7 TFLOPS pour Intelligence Artificielle et HPC -\",\"isPartOf\":{\"@id\":\"https:\/\/www.ecinews.fr\/fr\/#website\"},\"datePublished\":\"2018-08-22T15:07:08+00:00\",\"dateModified\":\"2018-08-22T15:07:08+00:00\",\"breadcrumb\":{\"@id\":\"https:\/\/www.ecinews.fr\/fr\/cpu-single-chip-de-2-7-tflops-pour-intelligence-artificielle-et-hpc\/#breadcrumb\"},\"inLanguage\":\"fr-FR\",\"potentialAction\":[{\"@type\":\"ReadAction\",\"target\":[\"https:\/\/www.ecinews.fr\/fr\/cpu-single-chip-de-2-7-tflops-pour-intelligence-artificielle-et-hpc\/\"]}]},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\/\/www.ecinews.fr\/fr\/cpu-single-chip-de-2-7-tflops-pour-intelligence-artificielle-et-hpc\/#breadcrumb\",\"itemListElement\":[{\"@type\":\"ListItem\",\"position\":1,\"name\":\"Home\",\"item\":\"https:\/\/www.ecinews.fr\/fr\/\"},{\"@type\":\"ListItem\",\"position\":2,\"name\":\"CPU single chip de 2.7 TFLOPS pour Intelligence Artificielle et HPC\"}]},{\"@type\":\"WebSite\",\"@id\":\"https:\/\/www.ecinews.fr\/fr\/#website\",\"url\":\"https:\/\/www.ecinews.fr\/fr\/\",\"name\":\"EENewsEurope\",\"description\":\"Just another WordPress site\",\"publisher\":{\"@id\":\"https:\/\/www.ecinews.fr\/fr\/#organization\"},\"potentialAction\":[{\"@type\":\"SearchAction\",\"target\":{\"@type\":\"EntryPoint\",\"urlTemplate\":\"https:\/\/www.ecinews.fr\/fr\/?s={search_term_string}\"},\"query-input\":\"required name=search_term_string\"}],\"inLanguage\":\"fr-FR\"},{\"@type\":\"Organization\",\"@id\":\"https:\/\/www.ecinews.fr\/fr\/#organization\",\"name\":\"EENewsEurope\",\"url\":\"https:\/\/www.ecinews.fr\/fr\/\",\"logo\":{\"@type\":\"ImageObject\",\"inLanguage\":\"fr-FR\",\"@id\":\"https:\/\/www.ecinews.fr\/fr\/#\/schema\/logo\/image\/\",\"url\":\"https:\/\/www.ecinews.fr\/wp-content\/uploads\/2022\/02\/logo-1.jpg\",\"contentUrl\":\"https:\/\/www.ecinews.fr\/wp-content\/uploads\/2022\/02\/logo-1.jpg\",\"width\":283,\"height\":113,\"caption\":\"EENewsEurope\"},\"image\":{\"@id\":\"https:\/\/www.ecinews.fr\/fr\/#\/schema\/logo\/image\/\"}},{\"@type\":\"Person\",\"@id\":\"https:\/\/www.ecinews.fr\/fr\/#\/schema\/person\/9eff4051fa9dac8230052de45e32b0f4\",\"name\":\"eeNews Europe\",\"image\":{\"@type\":\"ImageObject\",\"inLanguage\":\"fr-FR\",\"@id\":\"https:\/\/www.ecinews.fr\/fr\/#\/schema\/person\/image\/fae8f0cb15861c4ae0ed4872e2c9fc22\",\"url\":\"https:\/\/secure.gravatar.com\/avatar\/5081509054e28b04ecd976976e723ce0?s=96&d=mm&r=g\",\"contentUrl\":\"https:\/\/secure.gravatar.com\/avatar\/5081509054e28b04ecd976976e723ce0?s=96&d=mm&r=g\",\"caption\":\"eeNews Europe\"}}]}<\/script>","yoast_head_json":{"title":"CPU single chip de 2.7 TFLOPS pour Intelligence Artificielle et...","description":"Selon la soci\u00e9t\u00e9 japonaise qui l\u2019a con\u00e7u pour \u00eatre utilis\u00e9 dans l\u2019ordinateur post-K, le circuit Fujitsu A64FX est le premier processeur au monde \u00e0...","robots":{"index":"index","follow":"follow","max-snippet":"max-snippet:-1","max-image-preview":"max-image-preview:large","max-video-preview":"max-video-preview:-1"},"canonical":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/posts\/111818\/","og_locale":"fr_FR","og_type":"article","og_title":"CPU single chip de 2.7 TFLOPS pour Intelligence Artificielle et HPC","og_description":"Selon la soci\u00e9t\u00e9 japonaise qui l\u2019a con\u00e7u pour \u00eatre utilis\u00e9 dans l\u2019ordinateur post-K, le circuit Fujitsu A64FX est le premier processeur au monde \u00e0 adopter l\u2019extension SVE (Scalable Vector Extension), une extension de l\u2019architecture des jeux d\u2019instructions Armv8-A. Le supercalculateur post-K est d\u00e9velopp\u00e9 par Fujitsu et RIKEN comme successeur \u00e0 l\u2019ordinateur K (meilleures performances HPC en 2011).","og_url":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/posts\/111818\/","og_site_name":"EENewsEurope","article_published_time":"2018-08-22T15:07:08+00:00","og_image":[{"width":493,"height":370,"url":"https:\/\/www.ecinews.fr\/wp-content\/uploads\/import\/default\/files\/sites\/default\/files\/images\/2018-08-09-jh-fujitsu.jpg","type":"image\/jpeg"}],"author":"eeNews Europe","twitter_card":"summary_large_image","twitter_misc":{"Written by":"eeNews Europe","Est. reading time":"1 minute"},"schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":"Article","@id":"https:\/\/www.ecinews.fr\/fr\/cpu-single-chip-de-2-7-tflops-pour-intelligence-artificielle-et-hpc\/#article","isPartOf":{"@id":"https:\/\/www.ecinews.fr\/fr\/cpu-single-chip-de-2-7-tflops-pour-intelligence-artificielle-et-hpc\/"},"author":{"name":"eeNews Europe","@id":"https:\/\/www.ecinews.fr\/fr\/#\/schema\/person\/9eff4051fa9dac8230052de45e32b0f4"},"headline":"CPU single chip de 2.7 TFLOPS pour Intelligence Artificielle et HPC","datePublished":"2018-08-22T15:07:08+00:00","dateModified":"2018-08-22T15:07:08+00:00","mainEntityOfPage":{"@id":"https:\/\/www.ecinews.fr\/fr\/cpu-single-chip-de-2-7-tflops-pour-intelligence-artificielle-et-hpc\/"},"wordCount":302,"publisher":{"@id":"https:\/\/www.ecinews.fr\/fr\/#organization"},"keywords":["MPUs\/MCUs","PLDs\/FPGAs\/ASICs"],"inLanguage":"fr-FR"},{"@type":"WebPage","@id":"https:\/\/www.ecinews.fr\/fr\/cpu-single-chip-de-2-7-tflops-pour-intelligence-artificielle-et-hpc\/","url":"https:\/\/www.ecinews.fr\/fr\/cpu-single-chip-de-2-7-tflops-pour-intelligence-artificielle-et-hpc\/","name":"CPU single chip de 2.7 TFLOPS pour Intelligence Artificielle et HPC -","isPartOf":{"@id":"https:\/\/www.ecinews.fr\/fr\/#website"},"datePublished":"2018-08-22T15:07:08+00:00","dateModified":"2018-08-22T15:07:08+00:00","breadcrumb":{"@id":"https:\/\/www.ecinews.fr\/fr\/cpu-single-chip-de-2-7-tflops-pour-intelligence-artificielle-et-hpc\/#breadcrumb"},"inLanguage":"fr-FR","potentialAction":[{"@type":"ReadAction","target":["https:\/\/www.ecinews.fr\/fr\/cpu-single-chip-de-2-7-tflops-pour-intelligence-artificielle-et-hpc\/"]}]},{"@type":"BreadcrumbList","@id":"https:\/\/www.ecinews.fr\/fr\/cpu-single-chip-de-2-7-tflops-pour-intelligence-artificielle-et-hpc\/#breadcrumb","itemListElement":[{"@type":"ListItem","position":1,"name":"Home","item":"https:\/\/www.ecinews.fr\/fr\/"},{"@type":"ListItem","position":2,"name":"CPU single chip de 2.7 TFLOPS pour Intelligence Artificielle et HPC"}]},{"@type":"WebSite","@id":"https:\/\/www.ecinews.fr\/fr\/#website","url":"https:\/\/www.ecinews.fr\/fr\/","name":"EENewsEurope","description":"Just another WordPress site","publisher":{"@id":"https:\/\/www.ecinews.fr\/fr\/#organization"},"potentialAction":[{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"https:\/\/www.ecinews.fr\/fr\/?s={search_term_string}"},"query-input":"required name=search_term_string"}],"inLanguage":"fr-FR"},{"@type":"Organization","@id":"https:\/\/www.ecinews.fr\/fr\/#organization","name":"EENewsEurope","url":"https:\/\/www.ecinews.fr\/fr\/","logo":{"@type":"ImageObject","inLanguage":"fr-FR","@id":"https:\/\/www.ecinews.fr\/fr\/#\/schema\/logo\/image\/","url":"https:\/\/www.ecinews.fr\/wp-content\/uploads\/2022\/02\/logo-1.jpg","contentUrl":"https:\/\/www.ecinews.fr\/wp-content\/uploads\/2022\/02\/logo-1.jpg","width":283,"height":113,"caption":"EENewsEurope"},"image":{"@id":"https:\/\/www.ecinews.fr\/fr\/#\/schema\/logo\/image\/"}},{"@type":"Person","@id":"https:\/\/www.ecinews.fr\/fr\/#\/schema\/person\/9eff4051fa9dac8230052de45e32b0f4","name":"eeNews Europe","image":{"@type":"ImageObject","inLanguage":"fr-FR","@id":"https:\/\/www.ecinews.fr\/fr\/#\/schema\/person\/image\/fae8f0cb15861c4ae0ed4872e2c9fc22","url":"https:\/\/secure.gravatar.com\/avatar\/5081509054e28b04ecd976976e723ce0?s=96&d=mm&r=g","contentUrl":"https:\/\/secure.gravatar.com\/avatar\/5081509054e28b04ecd976976e723ce0?s=96&d=mm&r=g","caption":"eeNews Europe"}}]}},"authors":[{"term_id":1149,"user_id":22,"is_guest":0,"slug":"eenews-europe","display_name":"eeNews Europe","avatar_url":"https:\/\/secure.gravatar.com\/avatar\/5081509054e28b04ecd976976e723ce0?s=96&d=mm&r=g","0":null,"1":"","2":"","3":"","4":"","5":"","6":"","7":"","8":""}],"_links":{"self":[{"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/posts\/111818"}],"collection":[{"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/users\/22"}],"replies":[{"embeddable":true,"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/comments?post=111818"}],"version-history":[{"count":0,"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/posts\/111818\/revisions"}],"wp:featuredmedia":[{"embeddable":true,"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/media\/111819"}],"wp:attachment":[{"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/media?parent=111818"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/categories?post=111818"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/tags?post=111818"},{"taxonomy":"domains","embeddable":true,"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/domains?post=111818"},{"taxonomy":"author","embeddable":true,"href":"https:\/\/www.ecinews.fr\/fr\/wp-json\/wp\/v2\/ppma_author?post=111818"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}